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Nowadays, the microelectronics technology is based on the mature and very well 
established silicon (    technology. However,    exhibits some important limitations 
regarding its voltage blocking capability, operation temperature and switching frequency. 
In this sense, Gallium Nitride              high electron mobility transistors         
devices have the potential to make this change possible. The unique combination of the 
high-breakdown field, the high-channel electron mobility of the two dimensional electron 
gas         and high-temperature of operation has attracted enormous interest from social, 
academia and industry and in this context this     dissertation has been made. This thesis 
has focused on improving the device performance through the advanced design, fabrication 
and characterization of               , primarily grown on    templates.   
The first milestone of this     dissertation has been the establishment of a          
on         technology from several points of view: the device design, the device 
modeling, the process fabrication and the advanced characterization primarily using devices 
fabricated at Centre de Recherche sur l'Hétéro-Epitaxie              (France) in the 
framework of a collaborative project. In this project, the main workhorse of this dissertation 
was the explorative analysis performed on the                by innovative 
electrical and physical characterization methods. A relevant objective of this thesis was also 
to merge the nanotechnology approach with the conventional characterization techniques at 
the device scale to understand the device performance.  
A number of physical characterization techniques have been imaginatively used during this 
    determine the main physical parameters of our devices such as the morphology, the 
composition, the threading dislocations density, the nanoscale conductive pattern and 
others. The conductive atomic force microscopy        tool have been widely described 
and used to understand the conduction mechanisms through the           Ohmic 
 
 
contact by performing simultaneously topography and electrical conductivity 
measurements. As it occurs with the most of the electronic switches, the gate stack is 
maybe the critical part of the device in terms of performance and longtime reliability. For 
this reason, how the               gate contact affects the overall      behaviour 
by means of advanced characterization and modeling has been intensively investigated.  
It is worth mentioning that the high-temperature characterization is also a cornerstone of 
this    . It has been reported the elevated temperature impact on the forward and the 
reverse leakage currents for analogous Schottky gate       grown on different 
substrates:   ,          and free-standing     (      ). The       forward-current 
temperature coefficients      as well as the thermal activation energies have been 
determined in the range of        . Besides, the impact of the elevated temperature on 
the Ohmic and gate contacts has also been investigated.  
The main results of the                          high-voltage devices fabricated 
with a                compatible technology at the clean room of the     in the 
framework of the industrial contract with ON semiconductor were presented. We have 
shown that the fabricated devices are in the state-of-the-art (          Ohmic and 
Schottky contacts) taking into account their power device figure-of-merit (         ⁄ ) 
of              ⁄  Basically, two different families of                    
      devices were fabricated on commercial        wafers:     using a thin         
(deposited on the     clean room) and      thin in-situ grown      , as a gate insulator 
(grown by the vendor). The scientific impact of this     in terms of science indicators is of 





This thesis has been carried out during my stay at              from October 
     to July     . In the framework of two collaborative projects, the most part of the 
device fabrication work has been performed at the Centre de Recherche sur l'Hétéro-
Epitaxie (Centre National de la Recherche Scientifique)             . Analogously, 
high-voltage      devices have been developed in a collaborative industrial project with 
ON semiconductor at the        
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Chapter 1  
Introduction  
1. INTRODUCTION 
1.1.  MOTIVATION 
Power electronics plays a key role in the generation-storage-distribution cycle of the 
electric energy. This is because the main portion of the generated electric energy is 
consumed after undergoing several transformations, many of them carried out by power 
electronic converters. Examples of this can be found in all ranges of power levels (from 
a few watts to mega-watts), and they include many types of different equipment (power 
supplies for computers, industrial and telecommunication systems, domestic appliances, 
motor drives, industrial converters and others). The largest portion of the power losses 
in these power electronic converters are dissipated in their power semiconductor 
devices.  
Nowadays, these devices are based on the mature and very well established silicon      
technology. However,    exhibits some important limitations regarding its voltage 
blocking capability, operation temperature     and switching frequency. Therefore, a 
new generation of power devices must be developed for power converters in 
applications where converters based on traditional    power devices cannot operate. The 
use of these new power semiconductor devices will allow increasing the efficiency of 
the electric energy transformations achieving a more rational use of the electric energy.  
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Novel and innovative power devices based on wide band gap       semiconductors 
can play a main role in energy efficient systems. Among the possible candidates to be 
the base materials for these new power devices, silicon carbide       and gallium 
nitride       present the better trade-off between theoretical characteristics (high-
voltage blocking capability, high-temperature operation and high-switching frequencies) 
and real commercial availability of the starting material (wafers) and maturity of their 
technological processes.    process technologies are becoming very mature and, 
therefore, attractive from the device manufacturer’s perspective, especially for high-
power and high-temperature electronics.  
The backbone of the electronics market, the semiconductor industry generates revenues 
of          annually and is undoubtedly one of the most important and innovative 
electronics market segments.1 The total market for semiconductor devices (discretes, 
modules and integrated circuits      ) dedicated to the power electronics industry has 
reached         in     .2 Already well established in the market,    insulated gate 
bipolar transistors         account for          in the medium to high-voltage range. 
It has been estimated that the super junction metal oxide semiconductor field effect 
transistor             market reached         by the end of     , according to 
the Yole Développement market research.2 The radio frequency      components 
market for consumer electronics was valued at        in      and is expected to reach 
        by      at an estimated compound annual growth rate        of       
from      to       The demand of    components is due to the launch of new devices 
which contains advance features such as virtual communication, haptics reorganization 
from a distance and so on.3 Regarding the optoelectronic market, Navigant research 
forecasts that annual revenue from light emitting diode       lamps will grow from 
just over          in      to more than          in     .4 
In this context, the overall     market revenue (including both, power and 
optoelectronic segments) stood at         in      globally, (non-optoelectronic 
    device market was just        in     )5 which is expected to cross         
by the end of     .6 Among the potential application sectors for           devices, 
the largest shares are occupied by the consumer electronics sector (due to      and 
lighting), information and communication technologies       (due to   ), and 




roughly     of the market currently with numerous upcoming applications such as 
consumer lighting,    amplifiers,    switching devices, power factor correction 
systems, power distribution systems, smart grid, high voltage direct current       , 
industrial motor drives, solar panels, photovoltaic inverters, wind power systems, and so 
on. The fast growing and upcoming application sectors are automotive and military, 
defense and aerospace sectors, with upcoming application fields such as electric and 
hybrid electric vehicles        in the former and electronic warfare, radar 
communication electronics in the latter.6 
In the short term, international rectifier and efficient power conversion corporation 
      remain the two main vendors of     power devices in early     . The market 
is likely to stay below        for devices in     , with the rest being made through 
    sales.7 The optimistic projection of Lux research’s from, “Beyond   : Plotting 
    and       path within the         power electronics market,” reports the project 
the market for discrete power electronic components in these industry segments will 
reach         in     , and     and     devices will account for         ,     of 
the total.8 
    can offer better high-frequency and high-voltage performances, but the availability 
of good quality large area self-standing (or homoepitaxial) substrates is a disadvantage 
for vertical devices. Among all the potential     devices, heterostructure field effect 
transistors        or high electron mobility transistors         based on the gallium 
nitride aluminum and                  material system have demonstrated an order 
of magnitude better power handling capabilities than    or gallium arsenide        for 
   power and high-voltage switching applications. Recently, there has also been 
interest in the use of           for robust low-noise applications, high-voltage 
switching applications, and high-temperature digital applications, owing to the superior 
properties of this material.  
To date, the main effort on     electronics has been focused towards depletion mode 
         devices. The enhanced mode          devices, which are much more 
difficult to implement, are attractive for low power digital applications, for          
    power switches as well as for high-efficiency    applications. Integration of 
       and        devices on the same circuit would enhance the functionality 
of     integrated circuits.  
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The social, academic and industrial interest is therefore very remarkable for the 
        devices and is in this scenario that I have been working towards my    . 
The first milestone has been the establishment the          on         
technology from several points of view: the device design, the device modeling, the 
process fabrication and the advanced characterization primarily using devices fabricated 
at the Centre de Recherche sur l'Hétéro-Epitaxie and Centre National de la Recherche 
Scientifique              in the framework of a collaborative project. A relevant 
objective of my thesis was also to merge the nanotechnology approach with the 
conventional characterization techniques at the device scale to understand the device 
performance. In addition, full characterization methods as automatic wafer maps test 
have been accomplished to obtain a preliminary idea of the yield. Besides you will find 
the main experimental results of a collaborative industrial project with ON 
semiconductor and Centre Nacional de Microelectrònica        I’ve been paid 
primarily to work in this project but due to non-disclosure agreements the amount of 
information coming out of this is a relatively small part of the dissertation.  
1.2.  ORGANIZATION AND STRUCTURE OF THE DOCUMENT 
Table 1-1 presents an overview of each chapter. My dissertation describes the advanced 
design, fabrication and characterization of               .           and   are 
introductory.           presents methods and materials.           and   are devoted 
to the optimization and understating of the Ohmic and gate contact, respectively. In 
          we evaluate the performance of the      in high-voltage and high-
temperature ambient.           is a review of the              strategies. 
Further in detail, in the          , the thesis motivation and outline is presented in 
order to give to the reader a widely point of view of the aims of this project and the 
milestones to achieve. 
In the          , a review of     material history, material properties and a list of 
          devices applications is presented. In addition,     properties such as the 
piezoelectric and spontaneous polarization fields and two dimensional electron gas 
       formation in the           heterostructure is widely described. Finally, the 
principle of      operation and a summary of the                applications 
are presented. 
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Table 1-1. Quickly view of the chapter contents. 
In the             the                (on             and      
                       fabrication process and physical and electrical 
characterization methods are presented. Regarding gate architecture, three types of 
devices are fabricated and investigated during this thesis,             and 
          Finally, we present nano-electronics methods that are the key of our 
advanced characterization, such as focused ion beam        atomic force microscopy 
      and conductive        of the               . 
In the           , the fundamentals of the Ohmic formation are discussed. A 
conventional Ohmic contact to bulk     is investigated through the temperature 
dependence study of       contacts to                               . 
Next, the submicron features of a typical             Ohmic contact to          , 
with a reduced contact resistance      of       , are investigated in detail, to 
understand the conduction mechanisms. Moreover,         contacts characteristics 
are investigated. The           wafers allow the highly production of       
         in some of the many complementary metal oxide semiconductor        
fabs, traditionally used for the processing of    devices. A    map comparing    
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     and    content contacts, further corroborates the relevant role of gold in the 
achievement of low resistance to the      at the           interface. 
In the           , the fundamentals of the               on    gate stack are 
discussed. It is investigated the Ohmic and Schottky currents at the micro and 
nanometric scale. This included current vs voltage characteristic curve ( – )  
transmission line method       and a range of physical analysis tools including 
scanning electron microscopy           and transmission electron microscopy 
     . In particular, the nanoscale features of the Schottky contact to an       
        are investigated in detail by means of the      technique. Afterwards, It 
is presented a compact set of analytical closed-form expressions for the computation of 
the drain current, the transfer current and the transconductance of       
        . On the other hand, the impact of introducing a thin gate dielectric in 
these devices is investigated; by modifying the previous model this being the basis of a 
         device. It is numerically investigated the drain current, saturation current 
and transconductance properties of a         using silicon oxide         silicon 
nitride                           and hafnium oxide        as gate insulators. The 
experimental results on          and passivated Schottky gate        
structures are comparatively studied under bias and temperature stress conditions. 
Finally, the gate trap properties of      and a         are analyzed by means 
of the     vs   techniques (conductance analysis). 
In the first part of           , the main results of the                power 
switches fabricated at the clean room of the     are presented in the framework of the 
industrial contract with ON semiconductor. The extensive characterization of our 
               devices is done by means of    characterization (         
and          ),    wafer mappings, reverse and breakdown voltage     in 
            and        stress. Basically, two different families of        
                        devices are fabricated on commercial          
wafers: (i) using a thin atomic layer deposition           (deposited on the     
clean room) and (ii) thin in-situ grown      , as a gate insulator (grown by the vendor). 
The large area/large current devices can be defined with both gate architectures in spite 
that the         contact complementary metal oxide semiconductor        
compatible results in higher on-resistance (when compared with traditional      ).  
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In the second part of          , it is reported the elevated   impact on the forward and 
the reverse leakage currents for analogous Schottky gate       grown on different 
substrates:   ,          and        . These devices are fabricated in the clean room 
of the           . A gate insulator also has a relevant impact on the   behaviour 
of a      device. A    gate architecture can be very effective in suppressing both 
the drain and gate off-state leakage. Finally, preliminary high-temperature reliability 
stability assessment of the          device is presented. 
In the            we make a critical review of the several approaches for converting the 
               from the conventional             mode          to the 
desired              mode         . Several techniques for the          
    operation have been reported so far, such as using a thin       barrier, a recessed 
gate structure, a fluoride-based plasma treatment, a        gate structure or using a 
non-polar         channel. In order to know the recess gate capabilities for 
converting the                      to       , it has successfully 
simulated a      with a recessed gate, obtaining a shift towards              
behavior with the thinning of the       barrier. Finally, we propose an analytical 
model for the hybrid                
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Chapter 2  
Why AlGaN/GaN HEMTS?  
 
2. WHY               ? 
2.1. INTRODUCTION  
As microelectronic loads proliferate and the desire for high-performance as well as 
mobile computing accelerates, there is an increasing demand for high-density power 
conversion solutions. At the same time, social and economic pressures are mounting to 
increase the power delivery efficiency. Of course, these two performance metrics, 
efficiency and density are in conflict. As          technology is reaching maturity, a 
truly revolutionary change in this performance trade off requires that a fundamentally 
new power device technology platform be introduced. In this sense,     
          devices will be presented as the improved technology.  
The                have been demonstrated a great potential in the field of high-
power,        and high-frequency electronics. The performance advantages of 
      power devices over the incumbent    based alternatives derives mainly from 
two fundamental characteristics. The first is the inherently lower specific on-
resistance  (      ), due to the higher majority carrier electron mobility (  ) in the 
           and the smaller source-drain spacing of the      for a given operating 
voltage capability, made possible by the    nature of the materials involved. Due to 
their    ,                are also excellent candidates for high-power and 
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high-frequency applications at elevated temperatures.1,2 The second is the significantly 
lower switching charge due to the reduced terminal overlaps present in the lateral 
     structure compared to the vertical    device, as well as the shorter gate length, 
also due to the higher field withstand capability of the    structure. The combination 
of these inherent advantages leads to revolutionary improvements in performance of 
power conversion circuitry, which utilizes           power devices.  
In recent years,                have attracted great attention due to their 
impressive maximum frequency of oscillations, low        and remarkably high   .3-5 
Since the demonstration of the first               switches, impressive progress 
has been made in the development of these devices.6 The solid-state switch           
trade-off already outperforms the best-in-class    equivalent (such as super-junction 
devices), rapidly approaching the     theoretical limit.4,7 
With very high-mobility, fewer carriers are required to achieve these low conduction 
losses which translates into low charge and low switching losses as well. Overall, there 
is a virtuous combination of material properties adding to superior efficiency, density 
and (with commercialization hurdles conquered) cost for power conversion solutions. 
The unique combination of the high-breakdown field, the high-channel electron 
mobility of the      (     )  and        of operation has attracted enormous 
interest from academia and from industry. 
In this chapter, a brief history of the     technology will be introduced describing the 
main milestones from the pioneering work of Juza et al.8 investigation in        
Nowadays, four basic (                          ) substrates for     epitaxial 
growth have been used in           fabrication process. A detailed comparison will 
be presented in this section between these substrates. 
Then, the material and electric properties of     will be introduced and compared with 
other commonly used semiconductors as                  from the literature. In 
addition, a summary of the           market applications will be presented in this 
section. Regarding the     material properties, the     crystal wurtzite structure and 
gallium face (       ) polarity will be explained. In addition, both piezoelectric and 
spontaneous polarization dipoles in the           heterostructure grown         
in a         crystal will be described. Moreover, we will explain the      
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formation in the      channel due to the carrier accumulation along the 
heterojunction in a quantum well using the band diagram of the           
heterostructure.  
In addition, the basic                principles of operation will be describe in 
terms of Ohmic and Schottky contacts biasing and the current flow through the      
formation in the           heterostructures. The         devices, with a wider 
bandgap than    have much higher critical field. Together with high-carrier 
concentration and high-mobility,     devices have attracted most attention with 
impressive trade-off between           rating. The development of high-power 
               devices has progressed extraordinarily rapidly over the last few 
years and commercialization of devices and circuits based on this technology is now a 
reality. This is favored by the fact that           wafers (up to       ) are 
commercially available from several vendors, with buffers capable of withstanding 
high-voltages.  
2.2. A BRIEF HISTORY OF     
Early reports on     are dated from      by Juza and Hahn8 by passing ammonia over 
liquid gallium at elevated temperatures reported the first synthesis of      In     , a 
first report on hydride vapor phase epitaxy (    ) approach to grow centimeter sized 
    layers on          substrates was released.9 All     films grown at that time 
showed very high-electron concentrations (            ) even without intentional 
doping. The responsible        donors were believed to be nitrogen vacancies, a 
concept that has caused a lot of controversy over the years.  
Eventually, oxygen has been proposed as the responsible donor. In order to create a 
             a suitable        dopant was required. Despite these difficulties 
Pankove et al.10 achieved the first         in     . Although         devices 
(      ) were much brighter than their          equivalents, they were never 
very efficient (   ) and no successful commercial     was viable.  
Nevertheless,           has remained in the basis of all current commercial 
               and laser diodes (   ). In the late      ,     research virtually 
ceased because of the continuing difficulties encountered with the growth of high-
quality films needed for device development. Remaining issues were the choice and 
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availability of a suitable substrate, how to control the very high-intrinsic        
conductivity, and difficulties with obtaining conducting            films. 
The situation changed dramatically in      when Amano et al.11 reported high-quality 
    films grown by metal organic chemical vapor deposition (     ) on          
substrates through the use of a low temperature aluminum nitride (   ) nucleation 
layer (  ). It was in      when eventually was found a high-performance conducting 
           films.12   
Those breakthroughs result in an absolute boom of the     applications in the early 
     . The definitive impulse was achieved in      when Khan et al.13 reported the 
first evidence of the spontaneous formation of the      at the interface of       and 
    The first     metal semiconductor field effect transistor (      ) and      
were reported in      and     , respectively by Khan et al.14,15 In     , Nakamura et 
al.16 demonstrated the first high-brightness blue double-heterostructure         .  
 
Figure 2-1. Milestones of           material and devices. 
Since these giant steps in material and device development, both research and 
commercial     activities have gained enormous attention           optical 
applications have first reached the stage of commercialization while microwave high-
power electronics are on the verge of their commercial breakthrough, as presented in the 
figure 2-1.  
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Very recently the power device community has shown a strong interest in the new 
devices implemented in    . The     power devices have already demonstrated to 
have better performances that the state-of-the-art    power devices in terms of    
      characteristics. Also it was firmly demonstrated that, after crystal growth 
advances,           is a plausible commercial option. The           
definitively opens the door of this technology to the commercialization. Adapted from 
Kikkawa et al.17 and Yole Développement,18 in the table 2-1 is presented a short 
application list of           devices (some commercial devices are already in the 
market).19-22  











     
       
         
                    
                 
                
             
             
                      
             (        ) 











               
    
      
          
            
 
                      
      
                          
      
                       
                   
                       
       
           
                         
               
                        
                      
       
           
                   
        
              
                      
       
            
             
                         
                       
            
                           
           
Table 2-1. Target applications of           devices. 
This table has been split in two main solid-state semiconductor fields: optoelectronics 
and microelectronics. The most relevant           electronic devices such as 
     blue     and                have been assigned to different areas to 
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enumerate the main potential applications. Among the wide range of potential 
application areas we have included the smart lighting,    ,    electronics, power 
management, power industrial and energy generation and distribution.  
The figure 2-2 illustrates the main                devices applications fields. 
 
Figure 2-2. Different                applications. (a) Solid state lighting using (    ) (in 
the photograph The Yas Hotel in Abu Dhabi).23 (b) Power electronics conversion (such as high- 
speed railways).24 (c)    (high cut-off frequency,              ) as radar.25 (d)     (information 
and communication technologies) applications as mobile phone base stations.26 (e) Smart energy 
generation as the photovoltaic inverter circuits applications in a solar concentrating photovoltaic 
plant.27 
2.3.     MATERIAL PROPERTIES 
It is generally assumed that the new generation of power devices for power converters 
will be based on the    semiconductors such as     or      The material advantages 
allows use the     of the            devices to replace traditional    power 
switches. The use of the     power semiconductor material will allow increasing the 
efficiency of the electric energy transformations for a more rational use of electric 
energy thus reducing carbon footprint.  
In the table 2-2, the main material and electric properties of     have been introduced 
and compared with other commonly used semiconductors form literature.9,28-35   
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Parameter Symbol Units  Si GaAs SiC GaN 
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Table 2-2. The material and electrical properties of     and other semiconductors.  
From table 2-2 both     and     have a large bandgap energy which results in high- 
breakdown electric field ten times lager when compared to    which naturally enables 
the high-voltage applications. Also, it leads to low intrinsic carrier generation at 
        These parameters allow           devices having the potential to 
operate at higher temperatures, at higher switching frequencies and due its    they 
are radiation hard semiconductors, thus improving upon many of the limitations 
associated with    electronics. 
On the other hand,     and     bulk presents lower electron mobility values than   . 
For the           devices, this lack is mitigated by the      formation at the 
          heterostructure with high sheet carrier concentration (  )       
         and very high electron mobility (  )                 ⁄  compared to 
the value of the bulk      This is the key advantage to understand         devices. 
In the next section this will be explained widely.    
The heat is the one of most important inconvenient that appear in the electronic devices. 
For this reason the capability to conduct the heat in a semiconductor material is 
described by the thermal conductivity ( ). Usually, the traditional semiconductors are 
poor thermal conductors, in particular     . Beyond, the     is comparable with   , 
which is the best of the conventional semiconductors and     is an excellent thermal 
conductor. The typical values of   given in the literature are        ⁄  for the   , 
      ⁄  for          and         for    . It is worth mentioning that, this 
                                                                
1
 In the table 2-2 bandgap energy as indirect gap. 
2
 In the table 2-2 bandgap energy as direct gap. 
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value rises up to        ⁄  for    , but the ultimate substrate is diamond, with the 
highest thermal conductivity of         ⁄  among materials. Device oriented 
polycrystalline diamond   is typically     times that of    , though. However, it has 
been suggested that     bulk thermal conductivity would be greater than what is 
currently generally accepted. Recently, it has been reported bulk     thermal 
conductivities larger than        ⁄  (the theoretical value for   would be as high as 
       ⁄ ), which suggests the        an interesting alternative to the excellent 
(but otherwise prohibitively expensive yet)     substrates.  
These material properties make           devices excellent candidates for the next 
generation of highly efficient and eco-friendly electronic power devices.36,37 Table 2-3 
presents a comparison of the main substrate properties for the     growth 
(                          ). 
Substrate properties Symbol Units Si sapphire SiC GaN 
                                              
                       ⁄                    
                                         
                       ⁄                   
                          ⁄                3 
            (    )               
                            4          5 
Table 2-3. Comparison the substrate properties for epitaxial growth of    .38 (Adapted from 
Visalli     dissertation     ).  
In the table 2-3 the           available up to         and demonstrated on 
      .39,40 For the                 demonstrated on        and in the near 
future       .41,42,43 For the            wafer from      available up to       .44 
For the                   under development.45  
2.3.1.     MATERIAL STRUCTURE  
The group of III-nitride, can crystallize in three crystal structures: wurtzite, zinc-blende 
and rock-salt. The     has two thermodynamically stable phases: cubic and wurtzite 
phase. After few studies the wurtzite phase, as shown in figure 2-3, was find out as a 
                                                                
3
 In the table 2-3 typical value of the literature is             (i.e., very similar to   ) but recent 
reports indicate that     thermal conductivity is higher than        . 
4
 In the table 2-3     starting material increases the price. 
5
 In the table 2-3 homoepitaxial     substrate still under development. 
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more suitable phase thanks to the less concentration of defects in the     layer.46 For 
this reason the                is usually grown on the wurtzite phase. 
The wurtzite     structure has a hexagonal unit cell and consists of two intercepting 
hexagonal closed packed sub-lattice. The wurtzite structure is characterized by two 
unstrained lattice constants    and    (ideal ratio     ⁄      )47 and by the polarity. 
The    constant is the strained lattice constant and    constant is the hexagonal strained 
lattice constant.48  
The wurtzite     crystal has two distinct faces, named as         (    )  and 
nitrogen face (      ) (    ̅) polarity crystalline faces. The occurrence of    
     or        depends on the growth conditions. Each sub-lattice is constituted by 
one type of atoms which are shifted with respect to each other along the   axis by the 
amount        of the unit cell internal parameter in fractional coordinates.  
 
Figure 2-3. Ideal structure of (a)         in a wurtzite structure and (b) Atomic arrangement of 
   and   atoms net in     crystal. 
2.3.2. POLARIZATION FIELDS 
In the III-nitride group (   ,     and    ) the nitrogen is the element that provides 
the strong iconicity. In addition, the wurtzite III-nitride does not have inversion 
symmetry along the        direction. Both facts, results in a strong macroscopic 
polarization along this axis. The polarization fields in     and       materials49 play 
an important role, due to the potential profile and amount of charges induced at the 
          heterostructure. The     is a strongly polar material and this polarization 
takes place in the equilibrium lattice at zero strain due to the lack of symmetry, it is 
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named a spontaneous polarization (  ), as shown in figure 2-4, which leads to sheet 
charge accumulation on the         crystal of the     and       grown on a 
       .47,49  
These sheet charges are equal in magnitude and opposite in sign to maintain overall 
charge neutrality. The       also has a spontaneous polarization, similar to     but of 
different magnitude (in fact, a function of the aluminum content of the ternary). As a 
result, there is a discontinuity of the spontaneous polarization vector at the           
heterostructure. Basic electrostatics states that such a discontinuity results in an 
interface charge proportional to the polarization difference.  
Furthermore, the tensile strain resulting from growing lattice-mismatched       on 
    results in piezoelectric polarization (  ) , as shown in figure 2-4, field that 
contributes with the total polarization filed, which give rise to more electrons in the 
    .47,49 
 
Figure 2-4. Combined piezoelectric and spontaneous polarization dipole in an           
structure grown on         in a         crystal. 
2.3.3.               HETEROSTRUCTURES  
As commented above,     and     bulk presents lower electron mobility values than 
  . For the               devices, this lack is mitigated by the      formation 
at the           heterostructure with high-charge density and very high-mobility. 
The      formation in the      channel is due to the carrier accumulation along the 
heterojunction in a quantum well.50 Inside this quantum well, the      channel 
generated at the interface of an           heterostructures, offering high 
               
    ⁄ and high                   (is about ten times as large 
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as that of   ) without modulation doping. This carrier accumulation is mainly due to 
spontaneous and piezoelectric polarization charge effect developed along the 
heterojunction. 
These carrier accumulation show enhanced mobility due to significantly reduced 
Coulomb scattering as they are separated from the top supply layer atoms from which 
they stem. Moreover, mobility is further enhanced because of strongly reduced impurity 
scattering as the quantum well resides in the unintentionally doped (   ) material. The 
enhanced electron mobility is the key feature that differentiates       from other 
devices. These features makes the          an unique conductive layer with a 
reduced sheet resistance (   ) of   (     )⁄   typically in the range of      
       ⁄ .  
 
Figure 2-5. Band diagram of the           heterostructure (a)       and     semiconductors 
before their Fermi level alignment and (b) together in thermo-dynamical equilibrium where the 
     in the           interface has been formed. 
The principle operation of the               device, from a physical point of 
view, is presented in figure 2-5 from the literature.51 In the figure 2-5 (a) the       and 
    semiconductors are separated and the Fermi level  (  ) do not coincide. Then, 
figure 2-5 (b) shows the band-structure under zero bias (no gate voltage), in this 
scenario a quantum well is present at the           hetero interface, where the bands 
are bending to achieve a unique   . The heterostructure results in the formation of a 
discontinuity through the conduction band (  ) and valence band (  ) of the two 
semiconductors determines a charge transfer, creating the quantum well. The term 
     can be described as a condition where the carriers have quantized energy levels 
in        with the possibility to move in two other directions parallel to the interface. 
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2.4. THE     DEVICES AND PRINCIPLES OF OPERATION  
The      device is basically a three terminal device, as shown in figure 2-6, with two 
Ohmic (       and      ) and one Schottky (    ) contacts. The basic principle of 
operation is explained when the source to drain pads are biased and then the current 
flow through the device channel by the      electrons. The electron transport is 
controlled by applying of a bias in the gate pad; it can behave like a switch. The gate 
voltage necessary to stop the current flow from source to drain is defined as the 
threshold voltage (   ).  
The usually working mode for the                is the             or 
      , that is to say, when the     is negative (the system needs additional circuit 
to give negative gate voltage to drive the device). In this mode, for this gate bias 
condition (      ), the depletion region starts to penetrate into the      and stops 
the channel, as shown in figure 2-6 (a). However, the current flow through the device 
without an external gate biasing  (      ) . Then the depletion region under the 
Schottky contact allows the electron transport. In this case the structure is in the thermo-
dynamical equilibrium, as shown in figure 2-6 (b).  
                








Why               ? As          microelectronics technology is reaching 
maturity, a truly revolutionary performance improvement fundamentally requires the 
introduction of a new device technology platform. In this sense,            devices 
(and particularly         ) have the potential to make this change possible. Since 
the demonstration of the first               switches, impressive progress has 
been made in the development of these devices. The unique combination of the high-
breakdown field, the high-channel electron mobility of the        and        of 
operation has attracted enormous interest from academia and from industry and in this 
context this     dissertation has been made.  
To illustrate this impressive     technology evolution, it has been reviewed the history 
of     material from the pioneering work of Juza and Hahn (first synthesis of     in 
    ), the Nakamura’s first high-brightness blue double-heterostructure          
and the first          achievements in early       to the apparition of the first 
generation of       commercial power devices from     in     .  
The     material properties have been compared with other commonly used 
semiconductors such as                 . The     crystal wurtzite structure was 
particularly described. In addition, both piezoelectric and spontaneous polarization 
dipoles in the           heterostructure grown         in a         crystal 
have been described. The      formation in the      channel due to the carrier 
accumulation along the heterojunction in a quantum well using the band diagram of the 
          heterostructure was also briefly described.  
These extraordinary material properties are in the basis of the          principles 
of operation and the current flow through the      formation in the           
heterostructures. The         devices, with a wider bandgap than    have much 
higher critical field, higher carrier concentration and higher electron mobility. Their 
          trade-off already outperforms the best-in-class    equivalent (such as super-
junction devices), rapidly approaching the     theoretical limit. The           
devices find their place in two of the main solid-state semiconductor fields: 
                and                   The most relevant           electronic 
devices such as      blue     and                have been assigned to 
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different areas to enumerate the main potential applications. Among the wide range of 
potential application areas we have included the smart lighting,          electronics, 
power management, power industrial and energy generation and distribution further 
suggesting the unprecedent versatility of this material.   
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3. FABRICATION AND CHARACTERIZATION OVERVIEW 
3.1. INTRODUCTION 
In this chapter, the fabrication process and the different characterization methods will be 
presented. The standard      technology process will be described detailing the three 
basic steps of micro-fabrication;      isolation, Ohmic and Schottky contact levels. 
These steps are in the basis of the fabricated                grown on    , 
         and        in the            and     (        devices      
compatible) clean rooms. 
The            devices were entirely molecular beam epitaxy       grown in 
their own epitaxial facilities. In addition to the               active layer 
fabrication process, the     buffer and the       layers were grown by    and this 
process has been described onto    ,          and        . On the other hand, 
commercial           wafers have been used for the definition of the      
devices fabricated on the     clean room.  
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Starting from the basic      structure we have introduced different gate architecture 
modifications to achieve the         and        devices. The         
is a way to further reduce the gate leakage current introducing a thin dielectric between 
the gate metal and the     surface. Both, thin          and in-situ       have been 
used as an insulator. The        was achieved by thin chemical vapor deposition 
            as passivation between gate and drain/source spacing. The        
structure reduces the leakage current between Ohmic and Schottky contacts and 
improves the breakdown capabilities.  
Finally, we will briefly describe the different types of measurements and physical 
characterization methods that we have been used to investigate the       
         and the laboratory facilities and equipment’s to characterize our     
devices. In particular, the     tool will be widely described and used to understand the 
conduction mechanisms through the           Ohmic and Schottky contact because 
the relevance of the results obtained in the framework of this dissertation.  
3.2. FABRICATION               PROCESS 
A summary of the fabricated samples is presented in the table 3-1. The first sets of 
devices were fabricated at the            clean room with a conventional 
           gate and Ohmic stack. 
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Table 3-1. Summary of the                             fabricated in the       
     clean room and the                        fabricated in the     clean room 
during this dissertation.  
                                                                
1
 In the table 3-1 isolation between the gate and source/drain is achieved by          . 
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On the framework of the industrial contract with ON semiconductor a basic       
        technology process has been successfully developed for    substrate in the 
clean room of the        This section gives an insight into the standard      
technology process, the three basic fabrication steps, device isolation, Ohmic and 
Schottky contacts. Table 3-1 summarizes the fabricated samples. Three types of gate 
engineering had been used; three conventional                     one 
passivated              and four                          . The 
basic substrate is   , but we have investigated devices on   ,          and       . 
3.2.1.      FABRICATION BASIC PROCESS FLOW  
Figure 3-1 presents a cross-sectional image of the three different type of      
fabricated, regarding their gate engineering. 
 
Figure 3-1. Cross section of the fabricated           devices for (a)    , (b)        and 
(c)        . 
Starting from the basic      structure we have introduced different gate architecture 
modifications to achieve the         and        devices. The         
is a way to further reduce the gate leakage current introducing a thin dielectric between 
the gate metal and the     surface. Both, thin          and in-situ       have been 
used as an insulator. The        was achieved by thin           as passivation 
between gate and drain/source spacing. The        structure reduces the leakage 
current between Ohmic and Schottky contacts and improves the breakdown capabilities.  
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3.2.1.1. EPITAXIAL DEFINITION OF THE     BUFFER AND       BARRIER  
In this section, the     buffer and       barrier epitaxial            definition 
is explained. 
3.2.1.1.1.     ON    
Schottky gate       layers were defined on a previously optimized stack to obtain a 
crack-free     layer up to        thick on commercial        .1-3 The     buffer 
and       barrier layers were grown by    using ammonia as the nitrogen precursor 
in a Riber Compact 21    system on the            facilities. The     and    
nucleation layers was basically formed by depositing thin layer of       of     , 
       of     and        of     grown at      . These engineered nucleation 
layers were used to overcome the formation of cracks, which are due to the large 
difference in the thermal expansion coefficient between     and   . Then, a        
           buffer was grown on the nucleation layers at      , followed by the 
active layers of the    . The active layer (for the fabrication of     ) consists of 
a          spacer to reduce alloy scattering and to enhance the electron mobility,4 and 
a       undoped       barrier with         mole fraction. Finally, the structure was 
covered with an additional          cap layer. The     cap layer is used to improve 
the carrier confinement of the     .  
3.2.1.1.2.     ON          AND        
Analogously, the           layers were grown by     on commercial   
                   and            substrate. Figure 3-1 (a) shown cross section 
of the fabricated     . The          and            hetero-structures also 
require highly resistive     buffer layers to deliver high-power at high-frequencies and 
to sustain high-breakdown voltages. Here, the growth of a good quality highly resistive 
buffer is more difficult due the presence of oxygen (and other contaminant species) 
diffusing from the substrate. The residual concentrations of impurities in the major part 
of a    grown     layer on top of          (and       ) are typically below 
the detection limit of secondary ion mass spectrometry       , low enough to obtain 
semi-insulating    . However, the reduction in threading dislocations (due to the lower 
lattice mismatches) make it necessary to compensate for the        conductivity in 
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the substrate/    interface region, where the     layer is often doped with   or    
impurities. One solution involves doping the     buffer layer with deep acceptors like 
iron     , but such an element was not available in the               growth 
reactor. For this reason, the structure was regrown by    (following a procedure as 
described in Cordier et al.5) on an iron-doped     template obtained by     . By 
carefully designing the          template    doping profile and by optimizing the 
    regrowth conditions, high-quality highly-resistive     buffer layers can be 
achieved on these      templates. The                 template consists of 
     thick     epilayers grown on                        by low pressure 
metalorganic vapour phase epitaxy         in a close-coupled showerhead Thomas 
Swan reactor with a      capacity graphite susceptor. These templates were doped 
with    using a       precursor (ferrocene), resulting in good-quality material with a 
low threading dislocation density                 and with a square resistance 
of              .  
 
Figure 3-2. Cross-sectional description of the vertical structures under study. 
 
Figure 3-3.     micrograph of the different     buffers cross-section (a) on   , (b) on         , 
and (c) on       . The Ohmic contact of            .   is        nucleation layer. 
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Interface contamination was not detectable with mercury probe capacitance    voltage 
        scans. The       measurements indicated a residual charge below 
              in the deeper regions of the      template. To achieve the same 
residual doping on the               substrate, the             template 
thickness was increased up to       thick. The back-side of the substrates was coated 
with molybdenum in an e-beam evaporator in order to enhance heating and to allow 
good temperature control during the     growth. A      thick undoped         
buffer was then grown at          (the growth rate for the     buffer was 
         and no peculiar behavior was noticed by reflection high energy electron 
diffraction         observation during the regrowth). The     buffer grown on 
optimized                templates exhibit very low isolation currents with a 
square sheet resistance of               . In the figure 3-2 and figure 3-3 are 
presented different     buffers cross-section on   , on          and on         
3.2.1.1.3. COMMERCIAL            
The devices available from            were basically defined for         so 
the buffer was not optimized for high-voltage operation. For the high-voltage power 
     fabrication, we have used material                    from two state-of-
the-art European suppliers for high-voltage      in the ON semiconductor project 
framework.  
These commercial     wafer has been used for the definition of the      devices 
fabricated on the     (that has no epitaxial growth facilities). The clean room facility 
of     includes equipment for micro and nanofabrication processes based on   ,     
and     technology. Its structure allows a highly flexible operation, which makes it 
especially well-suited for       projects. The Integrated micro and nanofabrication 
clean room has a surface of          . The clean room is class            
depending on the areas.  
3.2.1.2.      DEFINITION 
In this section, we describe the basic fabrication process used for the standard       
       devices which consist in three steps, device isolation, Ohmic and Schottky 
contacts definition. 
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A. Device Isolation 
The device isolation (for                 ) was achieved by means of a 
       deep mesa etch, performed by        reactive ion etching       (figure 3-4 
(a)). The mesa isolation was used to isolate the individual devices from each other. 
Otherwise you would find contribution of the      all over the wafer and your channel 
would never be able to stop the electron channel flow.  
B. Ohmic Contact 
This is the best way to ensure best connection to      with the lowest possible 
resistance. The    has been extracted by means of     to be as low as       .6 The 
analysis of the Ohmic contact will be extensively studied in           . As shown in 
figure 3-4 (b), Ohmic contacts were formed via the deposition of a             stack 
              after which the structure was annealed at      for       by rapid 
thermal annealing       system. For some of the samples, just before the Ohmic metal 
deposition by sputtering, a short     was also performed in order to remove the     
cap and partially etch away three quarters of the             layer.   
C. Gate Contact 
Schottky contact is formed between the Ohmic contacts as the electrode which allows 
controlling the drain current flow. The      gate contact was made with a       
bilayer             . Figure 3-4 (c) presents the fabricated      following the 
steps explained above. The analysis of the gate stack will be extensively studied 
in          . 
 
Figure 3-4. Basic               fabrication steps (a) isolation (b) Ohmic and (c) Schottky 
contacts fabrication. 
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3.2.1.3.          DEFINITION 
As mentioned before, a way to further reduce the gate leakage current is the 
introduction of a thin dielectric between the gate metal and the     surface in an 
approach known as metal insulated gate                 (figure 3-1 (c)). 
      were conceived to work in    application. However, in the framework of the 
industrial contract with ON semiconductor       are fabricated for power electronics 
applications. The main reason to use a thin dielectric under the gate as insulator is to 
reduce the losses, form the         , the drain-source voltage must be minimum to 
obtain a low on-resistance. On the other hand, the           drain-source and gate-
source current must be mitigated to obtain a low leakage current and high-breakdown 
voltage.   
3.2.1.3.1.                  
The              were fabricated using an      as a gate insulator on        
wafer                 commercial substrates. The thin insulator below the gate 
metal was achieved by thin        . The thin      was deposited onto the samples 
using a                  system from Cambridge NanoTech Inc. The     
system is based on precursor wave propagation and is carried out in a small profile 
chamber at a controlled temperature and vacuum. The system is provided with 
deionized     or    as oxygen precursors together with tetrakis (dimethylamido) 
hafnium for      deposition.    was the carrier/purging gas.  
3.2.1.3.2. IN-SITU               
A further step for improving the robustness of the passivated      is to grow the 
      layer epitaxially in-situ just after the       barrier definition. Thin in-situ       
deposition on               structures was recently shown to be feasible and 
advantageous mainly due to reduced       relaxation, increased sheet carrier 
concentration  improved Ohmic contacts and surface protection during processing.7-10 
The in-situ passivation combined with the     buffer optimization yielded extremely 






3.2.1.4.             COMPATIBLE     DEFINITION 
The     technology becomes cheaper than other             materials when it’s 
growth on a    substrate which the wafers are available in          . Ideally, the 
          based       can be processed in a standard      compatible line to 
obtain the same high-throughput and high-yielding process technologies as used for 
         devices. The Ohmic contacts were formed after annealing a      
compatible         metal stack of   ,    and . The gate metal was    .11 The 
isolation was achieved by   implantation. The passivation of the        was 
achieved by a thin layer of          . In the     clean room, we have demonstrated 
a fully      compatible     process on        on    substrates.12  
3.3. CHARACTERIZATION METHODS 
In this section, we will briefly describe the different characterization methods to analyze 
the               . A broad range of measurement has been used to investigate 
our devices. Well known physical characterization methods have been used for 
determine the main physical parameters of the structure. Although the physical 
characterization methods can be regarded as conventional, their applications in the 
context of the                analysis have been proved to be very innovative 
and educational for the most of the situations. 
Electrical characterization methods include transfer curves,    , lateral and vertical 
leakage currents, forward    , reverse lateral and vertical leakage currents, reverse 
breakdown voltage, reliability tests,            ,    , etc. On the other hand, we 
will briefly describe the measurement equipment and processing data software. Finally, 
we will summarize the different types of tests used for measuring the horizontal and 
vertical buffer and breakdown voltage.  
3.3.1. PHYSICAL CHARACTERIZATION 
Table 3-2 shown different physical characterization tools used during this thesis to 
investigate the                The physical characterization methods are 
addressed to establish the morphology, the composition, the threading dislocations 
density, the nanoscale conductive pattern and others. 
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Table 3-2. Summary of physical analysis tools used to investigate the               .  
A number of physical characterization techniques were used during my     including 
    ,    ,    ,     and energy dispersive x-ray spectroscopy      . Some of 
these techniques were done in collaboration with different laboratories (the      , the 
Servei de Microscòpia, etc.). Among these techniques of particular relevance was     
and     .  
3.3.1.1. FOCUSED ION BEAM 
The     physical analysis tool has been used to investigate the morphology and the 
cross-section of the different           layers. 
 
Figure 3-5.     view of     machined     lamella (a) top view of the Ohmic contact before     
mill. (b)     mill of the Ohmic contact area. (c) Cross-section detail of the lamella with the 
platinum on the top before the lift-off. (d) Top view of the lamella lift-off. (e) Mounting the lamella 




The     was also used for machining the different     lamellas used in this 
investigation. Figure 3-5 describes the process to obtain a lamella section. Figure 3-5 (a) 
presents a view of the Ohmic contact. Then in the figure 3-5 (b) is shown a lamella     
machined from the Ohmic contact area. Cross-section detail of the lamella with the 
platinum on the top before the lift-off is presented in the figure 3-5 (c) and the top view 
of the lamella lift-off (figure 3-5 (d)). After mounting the lamella on    holder (figure 
3-5 (e)) the lamella is polished up to       thick before     investigation have been 
done as shown in figure 3-5 (f). After conventional     analysis, the lamella was wire 
bonded to the    holder to analyze with      the cross-sectional conductive pattern as 
will be shown in          . 
3.3.1.2. CONDUCTIVE ATOMIC FORCE MICROSCOPY 
The other piece of equipment which we have extensively used was the          
setup of the       within the electronic engineering department of the Universitat 
Autònoma de Barcelona  13 The     is a measuring instrument that belongs to the 
scanning probe microscopy       family which, allows obtaining topographical 
images of a given surface when an extremely sharp tip scans the sample to obtain 
information about the sample’s surface. 
 
Figure 3-6. Adapted from Biophysics and Soft Matter, University of Greifswald. Basic schematic of 
an     equipment. The optical system is used to detect the cantilever deflection when the tip 
contacts the surface. The optical system consists of a laser diode that is focused on the back of the 
cantilever. The reflected beam (which gives information about the cantilever bending) is detected 
by a photosensitive detector. 
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The information gathered from the probe’s interaction with the surface can be as simple 
as physical topography or as diverse as measurements of the material’s physical, 
magnetic, or chemical properties. These data are collected as the probe is scanned in a 
raster pattern across the sample to form a map of the measured property relative to the 
    position. Thus, the     microscopic image shows the variation in the measured 
property, e.g., height or magnetic domains, over the area imaged. 
The     probe has a tip at the end of a small cantilever beam. The probe is attached to 
a piezoelectric scanner tube, which scans the probe across a selected area of the sample 
surface. Its work principle is based on the measurement of the interaction forces that 
appear between the tip and the sample when the distance between both is in the 
nanometric range. Since the tip is located at the end of a cantilever, any force applied to 
the tip causes a deflection of the cantilever,   , which is proportional to the force 
according to the Hooke’s law,         (where   is the spring constant of the 
cantilever). This deflection is detected by an optical system, which reflects a laser beam 
off the back of the cantilever. The reflected laser beam strikes a position-sensitive 
photodetector consisting of four side-by-side photodiodes that allows measuring the 
vertical and lateral deflections. The signal received by the four photodiodes indicates 
the position of the laser spot on the detector and consequently the deflection of the 
cantilever. This deflection can be registered during the scan of the sample, performed by 
a tube scanner (made from piezoelectric materials) as a    image that represents the 
surface of the sample (figure 3-6).  
The      is an     based technique that allows to perform simultaneously 
topography and electrical conductivity measurements, enabling to correlate spatial 
features on the sample with its conductivity. To carry out this kind of measurements, a 
conductive tip is absolutely necessary as well as a very low noise preamplifier, which 
works as an     converter that collects the current flowing through the tip. The      
is basically an     with the additional elements: a conductive tip, a preamplifier and a 
voltage source to bias the sample.  
The      is normally used to obtain electrical information through the measurement 
of current maps in a given area (simultaneously with the topographical images) or     
curves at fixed locations of the sample. Current maps allow to analyze the conductivity 




constant voltage to the sample meanwhile the tip scans the analyzed area. Therefore, in 
     experiments, contact mode is required to achieve a good contact between tip and 
sample to perform conductivity measurements. 
During this thesis     has been used for revealing the surface topography of the 
              . The      technique has been used to correlate the nanoscale 
conductive pattern and microelectronic device characteristics as described in the next 
section. To analyze the samples with the    , usually we use two tips natures. The 
first one is a       with a very sharp tip, with         of the diameter and high-
resolution scanning for reduced scanned areas          . The other one is a doped 
diamond tip (   doped like       ) with a         of the diameter. The diamond tip 
presents less resolution but high-resistance than       tip. This characteristic allows us 
to scan large areas            . Figure 3-7 presents the commonly view of     tip. 
 
Figure 3-7. Adapted from DME Nanotechnologie GmbH information. (a) Cantilever holder with 
    tip probe and (b) detail of the tip probe. 
3.3.1.2.1. OPERATION MODES 
Depending on the distance between tip and sample, two different operation modes can 
be described: contact mode (repulsive regime) and non-contact mode (attractive 
regime). 
Contact mode 
The atoms at the end of the tip are close enough to the sample surface         and 
interact with the superficial atoms of the sample in the repulsive regime. One of the 
main drawbacks of this method is the tip wearing, due to the continuous “contact” with 
the surface during the scan.  
 




In this mode, the tip is operating in the attractive regime, quite close to the sample, but 
without being in contact. Therefore, the tip-sample contact is minimized, avoiding to 
damage the surface and the tip. The forces between tip and sample are quite low, of the 
order of pico-Newton             . Consequently, the vertical resolution obtained 
in non-contact mode is lower than that obtained in contact mode.  
Tapping mode 
Tapping mode is an intermediate method between contact and non-contact mode which 
overcomes the problems associated with friction and electrostatic forces related to 
contact mode and, on the other hand, offers a very high-resolution. In this case, the 
cantilever is oscillating close to its resonance frequency and the tip intermittently 
contacts or “taps” the surface. During tapping mode operation, the cantilever oscillation 
amplitude is maintained constant by the feedback loop and the force on the sample is 
automatically set and maintained at the lowest possible level. Therefore, when, for 
example, the tip scans a protuberance on the surface, the tip-sample distance and the 
amplitude of the oscillation decreases while when the tip scans a depression, the 
amplitude increases since the tip-sample distance increases.  
3.3.2. ELECTRICAL CHARACTERIZATION 
A summary of the different types of electrical measurements that have been used to 
analyze                is shown in the table 3-3. Basically, the          is 
characterized by two measurements;     The gate transfer curve          , presented 
in the figure 3-8 (a), is a basic measurement in the transistors devices. Besides, the 
transfer curve provides us of the basic subthreshold parameters too such as the drain-
source leakage current           and gate-source leakage current           when the 
transistor is off. This leakage current should be very low in order to reduce the standby 
power consumption. Other important parameter is the     in order to know what is the 
voltage which the transistors turn from           to          and the gate 
transconductance      which is the ratio of the drain current change at the output port 
to the gate voltage change at the input port. On the other hand, transfer curve hysteresis 
can be regarded as a reliability measurement, revealing if the     is shifted due to 
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Table 3-3. Overview of the types of electrical measurements used to analyze the       
        . 
 
Figure 3-8. Representation of main      parameters. (a)        ,         and     from the transfer 
curve, (b)     and         from the         curve and (c) reverse leakage currents and breakdown 
voltage.   
                                                                
2
 In the table 3-3 for the setup column     denotes Terminal electrode and   denotes wafer mapping. 
3
 In the table 3-3 for the type and the extracted parameters columns   denotes Temperature. 
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    The current vs voltage           forward curve, as shown in the figure 3-8 (b). 
From this curve we can extract basic parameters such as the     that in our case 
should be very low in order to decrease the conduction losses  and the drain-source 
saturation current           to know the maximum drain current given by the device.  
The           or (lateral)      leakage current is given by the reverse gate-source 
current               and the reverse drain-source current               as shown in the 
figure 3-8 (c). The gate is biases under the     (so the channel is depleted) and then the 
drain is biased positively (figure 3-9 (a)). If a breakdown phenomenon is achieved then 
this curve is known as    curve which would eventually cause the reverse bias 
breakdown due to impact ionization. Related with the      reverse current, the 
vertical leakage current, denoted as drain-bulk current        as shown in the figure 3-9 
(b), is the current flowing through the heterostructure when the substrate is grounded 
and the drain is positively biased. The back contact was made directly contacting the 
different wafers with the chuck of the probe station. This measurement is important to 
know conductive or insulating nature of the substrates.  
 
Figure 3-9. Cross-sectional view (not to scale) of the             . In (a) it is also shown the 
configuration for a     reverse measurement. There the      is depleted          , the 
source grounded and the drain electrode positively biased. In (b) it is also shown the     which is 
the two terminals current between the drain and the grounded back of the wafer.  
Any of the previous measurements can be analyzed at different temperatures which 
gives a valuable insight of the physical phenomena taking place within the structure. In 
general, from the subthreshold current      plots we can extract the thermal activation 





In addition, we have made use of other well-known device characterization techniques 
such as the     which is a well-established technique to determine the specific contact 
resistivity of metal Ohmic contacts to semiconductors. The      gate insulators films 
have been further characterized by a range of techniques including current    time, 
dielectric stress, charge trapping, positive gate bias, dynamic     as it will be largely 
described in           and               
3.3.2.1. ELECTRIC CHARACTERIZATION SET-UP AND METHODS 
Arrange of electrical characterization equipment was available to analyze the      
devices (some of them are presented in figure 3-10). For example, the     
characterization was performed using a          family test system to drive the four 
electrodes                             of a      devices. High-voltage 
measurements require further attention during the breakdown voltage measurements. 
The devices were characterized immersed in            bath to avoid the arcing 
otherwise the breakdown voltage was limited to         in any case. The higher 
voltage characterization was performed using a               test system up 
to       . In this particular case, to measure the breakdown voltage, three terminals 
measurements were performed to drive the device in the          , when the gate 
was biased below the threshold voltage value. In addition, we have used the probe 
station model      from                        where we have carried out 
temperature characterization up to     . 
 
Figure 3-10. On-wafer measurement equipment (left)          rack and (right top) Probe station 
     and (right down)       heating chuck system.  
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All equipment in the laboratory can be controlled from a one computer by switching a 
     bus. End-user characterization interfaces such as            and         have 
been used to extract the data from electronic characterization. In addition, full wafer 
mapping have been done using            by sequence steps programming and probe 
cards customized by                     .  
3.4. SUMMARY 
In this chapter, the fabrication process of the                has been presented. 
The three basic steps of micro-fabrication;      isolation and the Ohmic and Schottky 
contacts, were briefly presented. These fabrication steps are in the basis of the 
fabricated                grown on   ,          and       substrates at the 
                which are the main devices investigated thorough this 
dissertation.  
In the framework of the industrial contract with ON semiconductor a basic       
        technology process has been successfully developed for    substrate in the 
clean room of the    . One of the main challenges in the processing technology of 
      based in different substrate materials is the adaptation the standard process to 
          systems. Two           and one                devices 
have been obtained by      compatible line. Starting from the basic      structure 
we have introduced different gate architecture modifications to achieve the     
     and       . The         is a way to further reduce the gate leakage 
current introducing a thin dielectric        between the gate metal and the     
surface. The        was achieved by thin       as passivation between gate and 
drain/source spacing. This structure reduces the leakage current between Ohmic and 
Schottky contacts and improves the breakdown capabilities. 
The main workhorse of this dissertation was the explorative analysis performed on the 
               by innovative electrical and physical characterization methods. A 
number of physical characterization techniques have been imaginatively used during my 
    including     ,    ,    ,     and     to determine the main physical 
parameters of our devices such as the morphology, the composition, the threading 
dislocations density, the nanoscale conductive pattern and others. Among these 




has been used to investigate the morphology and the cross-section of the different 
          layers. In addition,     machined process to obtain the lamella on    
holder has been explained in detail. The     and      tools have been widely 
described and used to understand the conduction mechanisms through the           
Ohmic contact by the perform simultaneously topography and electrical conductivity 
measurements. A detailed          equipment (laser diode, cantilever, conductive 
tip, photodetector, preamplifier and others) and work principles (deflection of the 
cantilever) have been explained.  
A wide range of          and           electrical measurements have been also 
carried out. The gate transfer curve has been measured to provide us the basic 
subthreshold parameters such as the threshold voltage, the    and the hysteresis. The 
current    voltage forward curve has been used to extract the     and the       . The 
     leakage current is given by the reverse drain/gate-source current regarding the 
breakdown phenomenon. The      vertical leakage current, denoted as    , has been 
obtained to know conductive or insulating nature of the substrates. In addition,     has 
been used a well-established technique to determine the specific contact resistivity of 
metal Ohmic contacts to semiconductors. The      gate insulators films have been 
further characterized by a range of techniques including current    time, dielectric 
stress, charge trapping, positive gate bias,             and others. Finally, the 
electric characterization set-up and methods used have been explained to analyze 
     devices, such as     curves using a          family instruments or high-
voltage measurements, where the devices were characterized immersed in           
bath to avoid the arcing in air. In addition, we have used the probe station model      
from                        where we have carried out temperature 
characterization up to     . It is worth mentioning that the        characterization 
is also a cornerstone of my    .  
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Chapter 4  
AlGaN/GaN HEMT  
Ohmic contact  
4.               OHMIC CONTACT 
4.1. INTRODUCTION 
Commercial    transistors reach their normal operational temperature limits at 
approximately     , typically have a switching limit in the range of a few    , and 
are highly susceptible to harsh environments. The           devices have the 
potential to operate at temperatures higher than     , at switching frequencies much 
higher and due its    is a radiation hard semiconductor, thus improving upon many 
of the limitations associated with    electronics. Besides,        logic has been 
already proposed which could result in a dramatic simplification of the current power 
systems. The     smart power chip technology has been demonstrated by using 
       and             .1-3 However, due to its              operation, 
          logic is more attractive due to its natural enhancement mode operation 
with lower gate leakage and better        performance.4 Nevertheless, before 
obtaining fully functional systems, many technological challenges have to be overcome. 
Among these, the Ohmic contacts formation to implanted     layers, with low contact 
resistance, is of particular importance.  
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For a given metal barrier height it would be easier to contact to            layer 
rather than a    layer. This is due to the smaller reported electron effective mass for 
   .5 Paradoxically, the    which is responsible for many of the key advantages of 
    with respect to    solid-state devices result also in larger Schottky barrier      
heights and deeper donor levels.     thermal stability and chemical inertness also give 
rise to difficulties in Ohmic contact formation. High-annealing temperatures, usually 
over     , and active metal species with low work functions, such as    and   , are 
required to achieve acceptable contact performance on    .6 Additionally, it is more 
difficult to form Ohmic contacts to     because there is poorer dopant activation and 
ionization due to the fact that the donor levels lie deep in the bandgap. This means that 
there are less carriers available for current transport at room temperature      and it is 
more difficult to achieve a high-doping concentration in comparison to other 
semiconductor materials such as   . There are very few reports available of the 
electrical properties of metal-semiconductor       Ohmic contacts to implanted     
layers.7-10 It should be stressed that the transport properties of    implanted     are 
much worse than those obtained from epitaxially grown       films with a 
comparable carrier concentration. This is generally attributed to the high-impurity 
incorporation (i.e.,    and   ) and the unrecoverable ion-implanted damage.11 Sheet 
and contact resistance of the implanted region will be explored in the temperature range 
  –     to gain further understanding of the mechanisms that take place in the    
transport. 
4.2. OHMIC CONTACT FORMATION TO BULK    
4.2.1.      –      CHARACTERISTICS 
The     is a well-established technique first proposed by Shockley12 to determine the 
specific contact resistivity of metal Ohmic contacts to semiconductors. The basic idea of 
the     is to plot the resistance of metallic contacts strips with a constant width 
separated by varying lengths of semiconductor material (figure 4-1 (a)). Within two 
metal strips of width   with spacing  , when current flows (choosing the path of least 
resistance) it encounters the    and the semiconductor    . In a bilayer model for 
homogeneous Ohmic contact to a semiconductor, the     of this semiconductor below 
and between the     strips is considered to be the same.  
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The potential distribution under the contact is determined by both    and     . The 
specific contact resistivity      is defined as: 
         (4-1) 
Where    is a normalized value of the   , which makes it independent of the contact 
area ( ). The slope of the resulting line is a function of the bulk film resistivity while 
the intercept is the   . The total (front) resistance      could be expressed:13  
    
    
 
      
   
 
         
(4-2) 
 
Figure 4-1. (a) Fabricated    . (b) Typical          measurement (c and d)     histograms 
revealing inhomogeneities (measured at   ).  
The slope leads to the     and the intercept is     giving the contact resistance. A 
transfer length (  ): 
   √        (4-3) 
Where    was defined and can be thought of as that distance over which most of the 
current transfers from the semiconductor into the metal. This transfer length is typically 
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under      for good Ohmic contacts. This leads to the specific contact resistivity 
determination with     known from the slope of the plot. The total resistance is 
measured for various contact spacings and plotted      as illustrated in figure 4-1 (b). 
The slope leads to the sheet resistance. The intercept is     giving the contact 
resistance. In the simplest bilayer model for homogeneous Ohmic contact to a 
semiconductor the sheet resistance of the semiconductor below and between the     
strips is considered to be the same. This leads to the    determination with     known 
from the slope of the plot. However, on a micro-nanoscale, the concept of an uniform 
sheet resistance for the alloyed layer should be not appropriate.  
 
Figure 4-2. Experimental data extracted from      –        (a) implanted layer sheet resistance 
and (b) contact resistance vs temperature. 
This non-uniformity has been corroborated by measuring several     structures at 
different positions on the wafer (figure 4-1 (c) and (d)). Experimental details of the 
fabricated contact are given elsewhere.14 The best results in    were obtained for the 
uncapped layer, but with very low reproducibility.14 In contrast, the      cap layer has 
demonstrated greater uniformity, producing a relatively low     around          . 
Figure 4-2 presents the sheet and the contact resistance extracted for a typical      
capped     structure measured in the temperature range of   –     . It is clearly 
observed that both,     and    decrease with T. A more physical insight into the reason 
for this temperature dependence is given in the next sections. The contact resistance 
strongly increases for temperatures higher than     . A physical degradation of the 
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      metal stack was observed, with the metal starting to soften below the tips. 
Tungsten, Tantalum or Molybdenum could be used as a final metal to make the contacts 
more insensitive to the       . 
4.2.2. SHEET RESISTANCE 
The sheet resistance is a measure of the resistivity averaged over the sample thickness. 
The sheet resistance of a non-uniform layer of thickness       is given by: 13 
     
 





     
 
 




Where   is the depth from the surface into the semiconductor,   and   are the free 
electron and hole densities respectively,    and    are the electron and hole mobilities. 
For        material           this equation can be simplified to the right 
expression. It is routinely assumed, in Ohmic contact analysis that there is complete 
ionization of the donor (or acceptor) impurities, i.e.,       . This approach, while 
appropriate for   , may be inadequate for semiconductors such as    , where the 
impurity levels are deeper and hence are not fully ionized at   . For a partially-
compensated        semiconductor, the free carrier concentration (             
  
    ) in the bulk taking into account incomplete ionization of dopant impurities is 
given by:15 
        
           
       √                       
 
(4-5) 
              ⁄     [     ⁄ ]  
(4-6) 
The conduction-band density of states      expressed by: 
        
     
 ⁄    ⁄  (4-7) 
Where   is Planck’s constant,  is the effective mass for electrons, q is the electron 
charge,    denotes the Boltzman constant and    (in fact,          ) is donor level 
energy with respect to the conduction band energy   . A single donor level is assumed 
within the bandgap, whose occupation is described by the position of the Fermi level 
    . Here, the hole density has been ignored and the acceptors are assumed to be fully 
ionized since the Fermi energy is expected to be above the energy of even the deepest 
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acceptors. For a higher degree of accuracy in the degenerate range, the formalism given 
by Arnold15 could be used: 
             ⁄         ⁄      (4-8) 
Where    ⁄      is the Fermi integral, the normalized Fermi energy is computed with: 
         ⁄            ⁄   (4-9) 
Where    the intrinsic carrier concentration and    the intrinsic energy level. In our 
case, for defining the    region for Ohmic contact, a    implantation at         with a 
dose of               was performed.  
 
Figure 4-3. (a) Implantation profile (square symbols) of    into the     epilayer simulated by 
     [        and fluence of                 ] and the fitting (solid line) using a Gaussian 
function. (b) Free carrier concentration in the bulk taking into account incomplete ionization of 
dopant impurities for different values of donor ionization energy, 
                         . 
The transport of ions in matter       16 Monte-Carlo simulation predicted a         
deep implanted region, with a doping peak concentration, at the mean projected range of  
               . The donor impurity concentration       distribution can be fitted 
by means of a Gaussian distribution as shown in figure 4-3 (a).  
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  √  
 
   
       
  
   
(4-10) 
Where                     ,                    ,          and 
              . The acceptor doping is the doping of the       layer    , 
         
       . Figure 4-3 (b) shows the calculated free carrier concentration vs 
depth for different values of the donor energy level. From figure 4-3 (b) it can be seen 
that the donor energy level has a great impact on the number of ionized impurities 
effectively contributing to the doping concentration. The higher the implantation dose 
and energy, the larger the effect of that non-negligible donor level energy gap. If the 
donor lever is deeper the electrical activation is poorer, dropping dramatically for    
      . The number of electrically active centres is also a function of temperature. In 
the simplest approximation for a relatively highly doped        layer (      
                   ), it can be demonstrated that the free carrier concentration 
due to active ionized impurities,  , follows an Arrhenius law for a single rate-limited 
thermally activated process: 
     √
  
  
  √    ⁄     
 
  
      
(4-11) 
Where it is considered that the temperature dependence of    is small compared with 
the exponential term. The bulk electron mobility (  ) for any semiconductor is a 
function of the temperature and doping concentration. The bulk mobility can be 
described by the well-known empirical derived formulation of        –      :15-17  
                  
               
          ⁄    
 
(4-12) 
Where   is the concentration of ionized impurities and     ,     ,   , are fitting 
parameters which depend on the lattice temperature: 
               (
 





               (
 





           (
 









Parameters  Units  Values 
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   ⁄         
    ⁄          
                   
Table 4-1. Parameters used in the computation of     and   . 
 
Figure 4-4.     bulk electron mobility modeling (a) vs doping (b) vs temperature. Values for the 
electron bulk mobility                model are fitted from the reference.18  
Table 4-1, summarizes the values used for the computation of the bulk mobility which 
is plotted in figure 4-4. These values have been adapted fitting Hall mobility reported 
values for    implanted     doped regions.17-19 
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4.2.3. CONTACT RESISTANCE 
The theory of the Ohmic contact interface is very similar to that of the Schottky 
interface. This is because all Ohmic contacts inevitably form initially as Schottky 
barriers. Methods are deployed in order to manipulate the band structure so that the 
tunneling transport mechanism can dominate. The three current transport processes with 
respect to an Ohmic contact interface are then:20,21     Thermionic emission      of 
carriers over the potential barrier,      Thermionic field emission       or tunneling of 
carriers through the depletion at the top of the barrier, and       Field emission      or 
tunneling of carriers through the potential barrier. This is the desirable current transport 
process with respect to Ohmic contact formation. The contact resistance     
[    ⁄ ]     under the   ,     and    models could be determined by means of 
analytical expressions: 
            
  
    
(4-16) 
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(4-19) 
Where   is the area of the contact,    is the            constant (            ⁄ for 
   ) and   is the dielectric constant and   is          constant.     is known as the 
characteristic energy:  





   
) 
(4-20) 
The characteristic energy is an important parameter as it can inform one of which 
current transport regime the carriers are subjected to.     is a function of the donor 
doping (       semiconductor). A plot of        doping concentration can yield the 
mode of current transport                when     is compared to the thermal 
energy    .20 Depending on the characteristic energy we define the variables      and    
as: 
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(4-21) 
Where     is the energy difference between the conduction band-edge (bulk) and the 
Fermi level. A useful approximate expression applicable to degenerate semiconductors 
was obtained by Nilsson22 and is given for electrons by: 
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(4-22) 
Where             is the free carrier concentration in the bulk and    is the 
Schottky barrier height.   and    are both the magnitudes describing the transport 
phenomena across the contact. A closer examination of the theoretical expressions for 
the different current mechanism gives the functional dependence on   and  .  
 
Figure 4-5. Computed contact resistivity vs donor doping at    for different homogeneous 
Schottky barrier heights    .     refers to the thermionic field emission mechanism and    
refers to field emission (tunneling) mechanism. Depending on the doping,     or    dominates for 
a given  . 
The functional dependence is          ⁄      (  √ ⁄            ⁄  ) and 
   (  √ ⁄ ) for   ,     and    (       ), respectively. Figure 4-5 shows the 
           √ ⁄   curve for     and   . The    mechanism (which would result in a 
rectifying contact) is assumed to be independent of the doping and the value of the 
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contact resistivity predicted is well above      , for a typical barrier height of   
        . A           is also included, showing the effect of a reduced barrier 
height which would arise from an inhomogeneous distribution of barriers in the –   
contact after annealing. 
4.2.4. TEMPERATURE DEPENDENCE 
As described in the previous section, the implanted     layer sheet resistance could be 
determined as: 
   





Numerical computation of the integral (integrand coming from eqs. (4-5), (4-10) and 
(4-12)) for each temperature23 leads to the determination of the theoretical     vs T of 
the implanted     layer between     strips shown in figure 4-6 (a). The experimental 
value     is significantly higher than the theoretical value (figure 4-6 (a)) if the donor 
level energy is equal to the value commonly reported in the literature (      
     ).18,23,24 A poorer activation with deeper energy levels results in higher     but 
does not explain well the temperature dependence depicted in figure 4-6 (a). An 
effective value of the peak doping of roughly     of                 (    
         ) with and activation energy of       fits more accurately the experimental 
value for the capped     . Again, this activation value is consistent with previous 
works.18,25 In particular, Iucolano et al.25 reported for          ⁄  (fluence of     
         )    electrically active fractions of     annealing at      . Analogously, 
the ionization energy was determined to be       extracted from scanning 
capacitance microscopy. The uncapped     of approximately        ⁄  is closer to the 
value predicted by integrating eq.(4-4) with the doping profile given by      
simulations. The decrease of the     with T is explained by the fact that more free 
electrons are available at the higher temperatures, diminishing the effect of carrier 
freeze-out of at   . 
4.2.5.                CONTACTS 
The             formation and/or the lowering of the  , via intermediate metallic 
compounds             multilayer structures, are regarded as the standard Ohmic 
contacts formation mechanisms to           .    reacts with     and forms     at 
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elevated temperatures due to an exchange reaction mechanism. This reaction should 
extract   from     and generates             in the     layer.             
act in turn as an        dopant and create a highly doped region in the proximity of 
the interface, which lays the foundation for tunneling contact mechanism.6 Figure 4-6 
(b) shows the effect of the lowering of the Schottky barrier effect.  –  transport 
mechanisms, specifically    and     are strongly affected by the lattice temperature. 
This is because thermionic emission over the potential barrier into the metal has an 
exponential dependence on the thermal energy, which varies as a function of      .20 
On the contrary, if complete ionization of carriers is considered, the tunneling based 
mechanism    is virtually independent of temperature. If partial activation of impurities 
is considered then    also depends on the temperature as shown in figure 4-6 (b).  
 
Figure 4-6. Experimental and simulation characteristics    the temperature of the    
                region (a) sheet resistance and, (b)     contact resistance to the   
                well. For    ,          and        are the simulated donor levels with 
a peak value concentration of (full activated)                     or with an activation of 
    (                   ).    is the barrier height. For                     and 
        . 
Tunnelling is improved with   as more dopants become active thus further reducing the 
barrier thickness. We suggest that the experimental   dependence of the contact 
resistance could be explained by a combination of    and     depending on the 
  range. Both    and     may coexist with the mechanism displaying the lowest 
resistance becoming dominant at a given temperature. Eqs.(4-16)-(4-18) have been 
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solved taking into account the doping peak and the donor level extracted from the sheet 
resistance analysis and the partial activation of doping. 
As stated before, it is difficult to form Ohmic contacts to     because there is poor 
dopant activation due to the fact that the donor levels lie deep in the bandgap. This 
means that there are less carriers available for current transport at    and it is more 
difficult to achieve a high-doping concentration in comparison to other semiconductor 
materials such as   . For     with significant partial dopant activation, tunneling is 
improved with temperature as many dopants become active thus further reducing the 
barrier thickness. For the contact resistance simulations,          is the simulated 
donor level with a peak value concentration of                     and   is a 
varying barrier height. From the peak value concentration, the free carrier concentration 
at a given temperature is computed. This value of   is then used in eqs. (4-16)-(4-18). 
Hence, figure 4-6 (b) presents the theoretical minimum value of the contact resistance as 
it is computed for the doping Gaussian profile peak (not the value of the doping at the 
    interface). As significant inter-diffusion of metals take place after high-
temperature contact annealing6 this hypothesis seems, in our opinion, plausible. The 
intermediate metallic nitrides formed after annealing are believed to reduce the barrier 
height and, in turn, they further reduce the contact resistance. This would be the origin 
of the reduced               extracted from the fitting of the experimental 
 –       . We suggest that the experimental temperature dependence of the contact 
resistance could be explained by a combination of    and     depending on the 
temperature range. Both mechanisms may coexist, the one with the lower resistance for 
a given temperature dominating.  
4.3.                
As described in the previous section, the performance and understanding of the Ohmic 
 –  junction contact is of great importance as it influences the overall performance of 
a semiconductor device. There are several processes to obtain an Ohmic –   junction 
contact for           devices (figure 4-7). The most common process to obtain an 
Ohmic  –  junction contact is highly doping the semiconductor region, named 
               contact (   for       ) (figure 4-7 (a)). This contact has been 
investigated in the previous section (sample    ; sample list given in            ). 
CHAPTER 4:              OHMIC CONTACT 
60 
 
When the semiconductor has been highly doped, the depletion barrier becomes as thin 
as       , enabling electrons to tunnel through.           devices are not an 
exception to this rule.14 The scenario for contact to a polar heterojunction            
   , (where a      has been formed), may be regarded as analogous to the    
contact. 
Here, named            N contact, the thinning of the barrier is achieved by 
recessing the       barrier,26-28 further doping29,30 and/or selecting the metal stack6,31,32 
that will react after        anneal, in an effort to further improve the contact 
resistivity. The     technique33 is used again to investigate the effect of the T on the 
contact properties for both,                and              contacts, as 
shown in figure 4-7 (a) and figure 4-7 (b) respectively. Fabrication details have been 
widely described in            . 
 
Figure 4-7. Cross section of the fabricated       based Ohmic contacts     for (a) 
               and (b)            . 
4.3.1. EXPERIMENTAL RESULTS 
The current–voltage curve   –  , depicted in figure 4-8, show the characteristics 
between two contact pads (       ) for various temperatures. Also in figure 4-8, a 
different saturation behavior may be observed for each contact type. For the          
    contact the saturation-like characteristic is due to the pinch-off of the (few 
nanometers wide)      channel. In contrast, however for the                
contact it could be consider the current flows through the        region (         
width on figure 4-7 (a), [typically several hundreds of nanometers]). There, the 
saturation behavior was not observed. 




Figure 4-8.     current–voltage characteristics at different temperatures for (a) 
               contacts and (b)           . 
Experimental     plots are presented for both,                and          
    contacts. At a given voltage, the current decreases or increases with   and hence, 
the         , as shown in the figure 4-9, measured for several   and  for different 
temperatures. From these plots, the     and    may be determined as shown in figure 
4-10. For the                contacts, both     and    decrease with   as shown 
in figure 4-10. Our                type contact is significantly resistive. At   , 
the contact presents high-values for both    and           ⁄  and 
       respectively and    of               
We believe that these relatively high-values of     and    may be due to a poor 
activation of dopants under the contact, as it will be pointed out further on. Conversely, 
for the              contacts,     increases with   (figure 4-10), while    has a 
weaker dependence upon T (a slight increase). At                the contact 
resistance is lower with values of        ⁄  and        for both     and   , 
respectively corresponding to    of              .  
 




Figure 4-9.     total resistance plot     (in    ) for (a)                contacts and for (b) 
            in the temperature range of        . 
 
Figure 4-10. Experimental (a)     and (b)         for both types of             Ohmic contacts 
                        and                   . 
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4.3.2.                          CONTACTS 
For a              based contacts, it may be considered that the     between the 
    strips would be the resistance of the electrons in the                channel.34  
Therefore, 
        
 
              
 
(4-24) 
Where       is the      channel electron mobility and    is the      sheet carrier 
concentration. At    the value of the     is consistent with an        
         and       of            . It has been reported that    is a weak function 
of temperature.35,36 Therefore, it may be considered, in first approximation, that the      
dependence with   would be established by the mobility of the electrons in the     . 
In the              channel, the lattice vibrations due to polar-optical-phonons 
scattering on the non-intentionally doped     layer are the mobility limitation factor at 
elevated  . The polar-optical-phonon scattering is the dominant scattering mechanism 
for the      in a wide   range since the impurity scattering is minimized due to the 
spatial separation of electrons and ionized impurities; this being especially true for 
temperatures above     .  
 
Figure 4-11.             characteristics for (a)     ⁄ and (b)   . The contact resistivity is 
compared with reported values for                     resistivity     .37-39 
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This polar-optical phonon mobility depends on   (mainly because phonons follow the 
    –          distribution function of occupancy) and      sheet charge 
density.36,40,41 The increase of    with   is consistent with the mobility limitation 
discussed above, and can be fitted by a power law relation, as shown in figure 4-11 (a). 
When the   increases the lattice vibrations are effectively increased. This causes a 
reduction of the mobility of the carriers in the           channel which result in turn 
in an increase of the    . 
Regarding the    for the              based contacts, two mechanisms have been 
reported as the methods deployed to get an Ohmic contact to          .31 Again, the 
low Schottky-barrier mechanism is also a possible pathway for low resistance Ohmic 
contact formation, where     is believed to have a lower work function than   , and 
therefore, a lower contact resistance can be achieved.42 Recessing the       layer make 
this barrier thinner, enhancing the carrier tunneling probability.27 A direct electron path 
mechanism (or spike contact) has also been proposed as a potential contact mechanism 
in the              based contacts6,42,43, which would be more efficient than the 
tunneling mechanism.     protrusions, formed along dislocations and penetrating 
through the       barrier layer, have been shown to establish a direct link between the 
     and the metal so that electrons are able to freely flow in both directions, as 
shown in the     of the              presented in figure 4-12. This would explain 
the more metallic-like dependence and the reduced resistance.  
 
Figure 4-12.     image of the Ohmic contact           . 
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Reported     resistivity is              range37-39 which is much higher than pure 
               (which are the metal stack of our contact), as shown in figure 4-11 (b). 
The resistivity of     depends on if it is bulk material or the method of growth with 
different values depending if the growth is physical vapor deposition       or     
based.38 These protrusions would only contact the      in small areas which could 
well explain the lower    achieved for      type contacts and its correlation with 
temperature. 
Comparing our results with previous works investigating the         behavior, the 
               contacts corroborate the very well-known tunneling based contact, 
just like in    technology. The implanted Ohmic contact mechanism is in this case 
independent of the type of substrate                      and/or the metallic stack 
(  –    is by far the most used). The contact resistance value obviously would change 
depending on the fabrication process and the resulting alloys after the contact annealing, 
but the physics behind the contact would remain the same:    or     dominating 
depending on the doping and the barrier height.44 
For our              a based contact, the contact resistance temperature dependence 
(the slightest increase with  ) is evidently in conflict with the previous well-known 
theory. This is not a universal result for every kind of contact to      devices. In fact, 
there are reports which claim          dependence of the contact resistance with the 
temperature.45,46 Some other reports however, usually showing lower contact resistance 
         , are believed to be due to other completely different Ohmic contact 
formation mechanism:6,45 The ‘‘spiking’’ mechanism or the metallurgical union of the 
     electrons and the contact metals. We believe that this mechanism is virtually 
independent of the starting substrate:                   , if you are able to promote 
the metal alloys sufficiently near towards the      electrons. This makes the barrier 
for electrons (if any) remarkable thin and, as for contacts following the theoretical pure 
   mechanism, the contact resistance should be almost temperature independent.27,23,45 
In this sense, we believe that the reduced contact resistance for our              
contacts           (compared with the           for the implanted) should 
be related to this very thin barrier between the      electrons and the metal stack 
forming the Ohmic metals. This mechanism is much more efficient since, even 
considering the fact that you have only a small fraction of the contact area really 
CHAPTER 4:              OHMIC CONTACT 
66 
 
contacting to the     , the resistance of the metallic nitrides or any metallic compound 
at the interface is very small. The reported pure     resistivity from the literature 
(figure 4-11 (b)) is in the range of              , which is much smaller than the 
state-of-the art contact to     implanted layers (which very rarely drop under     , 
due to the poor activation of dopants). It is worth mentioning that the four probes test 
carried out on wafer for our                  samples is maybe quite stressful for 
the metal stack integrity resulting somehow in a degradation of the contact resistance 
with temperature (          at     ). In this sense, previous works47 with very 
similar metal stack (but for                  with much better thermal 
conductivity than   ) have reported excellent thermal stability of the metal stack at 
temperatures up to     .  
4.4. SPIKING MECHANISM  
The objective of this investigation is to analyze at the submicron scale, a typical 
            Ohmic contact to an           substrate with a state-of-the-art 
           .6
,45,46,48,49 A range of physical analysis tools including    ,    ,    , 
    and      are used to investigate the morphology and composition of the Ohmic 
contacts. Figure 4-13 shows the schematic cross-section of the fabricated device and the 
     configuration.        device characteristics (forward and reverse) were 
measured at     intervals, from        , on a               probe station 
with a heated chuck system. The high-voltage characterization was performed using a 
              test system. The    substrate was floating during the        tests. 
Two  –        measurements were also made across the drain–bulk and the gate–bulk 
to determine the vertical drain–bulk and gate–bulk currents, respectively. This was 
investigated further by means of a set standard test devices with          of source–
gate (   ) and gate–drain (   ) spacing and gate length (  ).  
The     curve, depicted in figure 4-14 (a), shows the characteristics between the two 
contact pads         for various temperatures. At a given voltage, the current 
decreases with increasing temperature, and hence, the    increases with temperature, as 
shown in the figure 4-14 (b). Figure 4-14 (c) presents the contact parameters with the 
temperature evolution extracted from the     data in figure 4-14 (b). A low    (in the 





Figure 4-13. Cross-section of the                     transistor under study. 
  symbolizes Ohmic contact and     indicates the gate Schottky barrier diode on the     cap. 
 
Figure 4-14. (a) Typical          measurement and (b) and (c) shows the   ,     and    
evolution with temperature. 
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We suggest that this is likely due to the increase in phonon scattering with  .34 It was 
also observed that    slightly increases with  , which appears to be in conflict with the 
traditional current transport mechanisms for metal-semiconductor contacts.20     has 
an exponential dependence on the thermal energy      ⁄  , and hence, a decrease in 
   with   is the commonly reported behavior for an Ohmic contact to           
heterostructures,45,46           ,44,50,51 or           .52 If the complete ionization 
of carriers is considered, the pure tunnelling mechanism,   , is virtually temperature 
independent.23  
For the           system, two mechanisms have been reported as the methods 
employed to form an Ohmic contact to epitaxial     or          .6 These are the 
formation of             and/or the lowering of the Schottky barrier via 
intermediate metallic compounds.48,51,53 As mentioned before,             multilayer 
structures are regarded as the standard Ohmic contacts for           .    reacts 
with     and forms     at elevated temperatures due to an exchange reaction 
mechanism. This reaction should extract   from     generating             in the 
    layer.             act in turn as a        dopant and create a highly doped 
region in the proximity of the interface, which lays the foundation for    tunneling 
contact mechanism. The lowering of the    may also explain the low resistance Ohmic 
contact, as     is believed to have a lower work function than   . Recessing the 
      layer makes this barrier thinner, and this is regarded as a common method used 
to enhance the carrier tunneling probability.27 In either case, a thinner (high-doping) or a 
smaller barrier (  , lowering) to the electrons would help to reduce   . 
A direct electron path mechanism (or spike contact) has also been proposed6,43 as a 
potential contact mechanism in the           heterojunction, which would be more 
efficient than the    tunneling mechanism.     protrusions, formed along dislocations 
and penetrating through the       barrier layer, have been shown to establish a direct 
link between the      and the metal, so that electrons are able to freely flow in both 
directions. To understand the    dependence with temperature, we made a closer look at 
the     cross section, as it is shown in figure 4-15. This figure shows three different 
    images of the same Ohmic contact region for an intact,     machined, sample 





Figure 4-15.         cross section images of the             Ohmic contact annealed at      
for     . (a) View of the     machined lamella still anchored, (b) detailed view of the different 
layers, and (c) zoom in the Ohmic contact area. 
 
Figure 4-16.     analyses at five distinct Ohmic contact regions named 1, 2, 3, 4, and 5 
(depicted in figure 4-15 (c)).     relative composition for                 is included in the table 
on the right. 
The rough morphology of the alloy surface can be observed after     annealing. Figure 
4-15 (a) shows the     lamella still anchored. Figure 4-15 (b) shows a detailed     
cross section of the lamella. The black square denotes the approximate area where the 
     study was carried out, which will be further discussed later. It has been reported 
that metal-nitride clusters (such as    ) that penetrate through the       barrier layer 
are the direct link between the      and the metal.6 Usually     is observed at the 
interface of          contacts,32,54 this being the principal metallic alloy that helps in 
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lowering the    value. Figure 4-15 (c) shows, in detail, the zone where     analysis 
has been carried out in order to investigate the composition of different layers. Figure 
4-16 presents the     scans along with a table showing the relative abundance of 
           . Each region investigated is identified by labels     (figure 4-15 (c)). 
    scans indicate that   and   have a similar composition based-on      . 
However, a small amount of    was found in   when compared with  , but it was 
within the experimental error. The relative abundance of             seems to 
suggest that    has a tendency to stick together (in the areas marked as  ) resulting in 
the rough surface.55,56 Corroborating this point,    signal is clearly visible in all the 
metallic alloys with the exception of these         clusters. Hence, it appears that 
     has a strong propensity to inter-diffuse all over the metallic layers, whilst it is also 
located at the             interface ( ). In addition, region   alone contains    
which remains in the       interface forming     compounds. In figure 4-16, the    
signal comes through from the sample holder. 
 
Figure 4-17. Cross sectional     images of the (a)             contact annealed at      for 
      and (b) detailed image of region  . 
Figure 4-17 depicts a     cross-section of region 5. Different crystal planes may be 
observed with different net orientation. This thin layer of     has been reported32,57 to be 
responsible for the Schottky to Ohmic transition that occurs at the annealing 
temperature of     . To verify this, we have used the technique known as 
    .43,57,58 The     sample was biased at        and the surface was scanned with 
the tip grounded. The scan was performed in tapping mode across a scan size of      
       , at a frequency of      . The samples were in a dry nitrogen ambient, whilst 




Figure 4-18 (a) shows the morphological image of the sample. The surface is far from 
flat, with a root mean square       roughness of         for the scanned area. Figure 
4-18 (b) presents the current map for the surface. Conductive areas, denoted as clear 
(white), means higher current through the tip         , though this represents just    
of the measured area            . Meanwhile, the significant dark areas signify 
current values of      or less. Therefore, the surface      results suggest that there 
are preferential spots for the current flow in agreement with the spiking mechanism.43 It 
is worth mentioning that the     surface, as shown in figure 4-18 (c), was not 
uniformly alloyed; a     etch              of        depth further revealing the 
inhomogeneous nature of the contact. It appears that the         regions are more 
resistant to the etch. 
 
Figure 4-18. (a) Topography and (b) current map of     surface taken with the      for the 
             scan. (c)     image of     partial etch on     surface. 
Analogously, a      study of the lamella cross section from figure 4-15 (b) is 
depicted in figure 4-20. This figure shows a detailed zoom of the heterostructure of 
         . The lamella was wire bonded to the    lamella holder (where the lamella 
is attached by   ) to achieve a good electrical contact. The recess etch of the contact 
was selective and the gate area was protected during the     process. Therefore, the 
rest of the     cap surface was negligibly damaged during the contact recess etch. 
Besides, the effect of the    clustering after the     annealing is well illustrated in 
figure 4-19. Figure 4-19 (a) shows an Ohmic contact strip after the     annealing. The 
mean size of the regular    cluster was      distributed in a fairly homogeneous 
pattern. Figure 4-19 (b) shows the same strip area after a     on     etch 
             . The    clusters are much more resistant to the etch behaving as a self-
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aligned mask. If the     etch conditions are changed to            , but increasing 
the etching time, a much more intricate texture of    nanopillars is revealed (Figure 
4-19 (c)). Figure 4-20 (a) shows the morphology of the lamella cross section revealing 
high-    roughness          due to the     sectioning. However, the current map, 
figure 4-20 (b), reveals a clear transition region (dark line), which we believe 
corresponds to the Ohmic             interface. This region is significantly less 
conductive. The current density of the interfacial areas has been calculated to be 
between just     and        ⁄ . This tallies with the previous      results of figure 
4-18, as it again accounts for just    of the conductive interface spots across the 
       scanned. It is worth mentioning that there is no correlation between the 
roughness and the      measurements, with only a small part of the interface actually 
conductive. 
 
Figure 4-19. (a) Ohmic metal strip after     annealing. (b) The same region after a 
                  etch where the   clusters were isolated. (c) Changing the     etch conditions, 
smaller nanopillars can be created.  
This seems to correlate with the      study on the surface and the          electrical 
results. Figure 4-20 (c) and figure 4-20 (d) present a general view of lamella mounted in 




   
Figure 4-20. (a) Topography and (b) current map of lamella cross section taken with the      for 
the                scan. (c) A micrograph of the     lamella mounted in the    holder ready 
for inspection. (d) A micrograph of the       active layer with the Ohmic contacts on top. 
4.5. AU-FREE CONTACTS 
The fabrication of    Ohmic contacts using             stack, is widely used Ohmic 
metal scheme for the fabrication of     devices.56,59,60 A contact resistance below 
       is commonly obtained in this metallization form.60 The    layer is believed to 
improve the contact resistance by forming    vacancies in the semiconductor and by 
preventing the oxidation of the metal surface. However, long-term    diffusion has 
been proposed as an important degradation mechanism for Ohmic contacts.59 Besides, 
the use of gold to from low resistance contacts requires a dedicated production line, 
since    represents a contaminant element in the standard      fabs.61 The possibility 
of transferring           technology from research to industry enables the 
development with a strong reduction of costs and high-performance power components 
for highly efficient power switching. This is the key point why the process would like to 
avoid      to obtain         devices. The latter requires that the process is 
          , and that the flow and substrates are compatible with the typical      
tool set and contamination status.  
Nowadays, the challenges of the processing                   wafers, with 
large diameter         , have been addressed, with respect to the growth of high-
quality           epitaxy, the processing in typical      fabs, the impact of    
contamination on the tools, the evolution of the wafer bow throughout the process, and 
others, are commercially available.  




Figure 4-21. Contact resistance distribution for          contact vs          contact. The 
current          Ohmic contact module yields a contact resistance of             , 
compared to              for a reference Au-based metallization scheme. Contact resistance 
is extracted from     data. 
          wafers allow the highly-production of                in some of 
the many      fabs, traditionally used for the processing of    devices.62 This 
flexibility is an important consideration for these devices to be able to compete with    
power devices in terms of cost. Conventional metallization in III–V semiconductors is, 
however, based on            , which are not allowed in    fabs due to 
contamination issues.63  
In the framework of the ON semiconductors project,         and          
samples from                          have been fabricated with a 
               compatible technology. Both samples have been investigated to 
compare the    behavior. The          contact resistance maps yield reduced    of 
             for         compared to              for conventional 
         Ohmic metallization scheme (figure 4-21). The higher contact resistance 
for the             is consistent with literature data63 and clearly indicates the 
relevant role of gold in the achievement of low resistance to the      at the       
    interface. In our investigation , the         contacts were not recessed which  
is regarded as an effective to method to reduce the contact resistance. Future works are 





In this chapter the fundamentals of the Ohmic contact optimization have been discussed. 
The Ohmic contact formation to     has been investigated through the temperature 
dependence study of       contacts to                                    
substrate. Over a temperature range of   –     , both the     and the    decreases 
with temperature. For temperatures higher than     , the    abruptly increases which 
is linked with the physical degradation of the metal stack. Computed     is significantly 
lower than the experimentally extracted     suggesting partial activation of the dopants. 
The temperature dependence could be well fitted by the partial activation of dopants 
enhancement with the temperature with a donor level of      . It was suggested that, 
depending on the temperature range,     or    dominates the transport across the 
metal–semiconductor interface yielding a contact resistance of                .  
The contact resistance temperature dependence was also investigated for an Ohmic 
contact to                 . For                contact both,     (    
       ⁄ ) and    (          ) decrease with T          . Conversely, for 
             contacts,     (           ⁄  ) and    (          ) increase with 
temperature. Physical models and nano-characterization techniques were used to fit the 
experimental resistance behavior. The submicron features of a typical             
Ohmic contact to          , with reduced    of       , have been investigated in 
detail, to understand the conduction mechanisms (spiking mechanism). This included 
                   and a range of physical analysis tools like 
                     The results suggest that the preferential contact 
mechanism is a direct electron path between the electrons of the      and the metal 
stack, though only a small part of the contact is actually conducting.  
Moreover,         contacts characteristics have been investigated.           
wafers allow the highly-production of                in some of the many 
     fabs, traditionally used for the processing of    devices. But contacts to       
    must be           in a      line. A    map comparing         and    
content contacts, further corroborates the relevant role of      in the achievement of 
low resistance to the      at the           interface.  
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Chapter 5  
AlGaN/GaN HEMT  
gate contact  
5.              GATE CONTACT CONTACT 
5.1. INTRODUCTION  
In this chapter the               gate stack will be analyzed. The gate leakage 
current is an important limitation of the III–V      . In particular, minimizing the 
          leakage currents in                is primordial to their 
implementation into systems with low noise and low power consumption.1 This is 
particularly true when the     buffer is grown on   . Its narrow bandgap, together with 
the lattice mismatch and the thermal expansion coefficient difference, makes the 
                stack challenging for sustaining high-voltages with low 
leakage.  
To further understand the leakage origin and to investigate the gate area at the 
nanoscale,     is regarded as a unique tool for nano-characterization owing to its 
ability to locally deliver a desired stimulus to a very small area of the sample surface.2,3 
Furthermore,     has been successfully employed in several nanofabrication processes 
such as anodic oxidation or nanostructure direct writing by means of an adequate 
precursor. The     is also an ideal tool to link the nanoscale properties of solid-state 
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devices with behavior of the final device, the size of which is larger than a micron. In 
this sense,                are devices which are greatly affected by the surface 
properties such as donor states, roughness or any kind of inhomogeneity.4 The      
(with excellent mobility and sheet concentration, typically                 and     
         ) is only a few nanometers away from the surface and the transistor’s 
forward and reverse currents are considerably affected by any variation of the surface 
property on the atomic scale.     technology continues to gain popularity and the 
              has emerged as one of the preferred power switches with a great 
potential for many applications.1,5-8 It has therefore become necessary to control the 
Ohmic and gate contact properties and to improve the consistency of devices across a 
whole wafer.  
A thin dielectric oxide layer is often introduced between the gate metal and the       
barrier layer resulting in a device known as a           which significantly 
suppresses gate leakage. It is also well known that a thin gate dielectric has a beneficial 
effect on the reliability of a transistor, the mitigation against current collapse being one 
such effect.9,10 A number of gate dielectrics have already been investigated as the gate 
insulator for                    and in particular,                   and 
    .9,11-15 Furthermore, it should be mentioned that many other insulators have been 
evaluated as the      surface passivation or the gate insulator, including 
                        
16-18    
Particularly, the attention will be focused in the experimental      and         
comparison (i.e.             or traps characteristics    ).      has recently 
been demonstrated as a very promising gate dielectric candidate for           high-
power    and high-voltage switches. Transistors with thin      gate insulator have 
already exhibited minimal current slump, low              and ultra-low leakage 
currents.9,19-21 
In this sense, it had been analyzed the effect of introducing a      gate dielectric on 
the electrical performance of the     . The positive gate bias extended gate operation 
of the         and the effect of the gate insulator during a          –   stress 
test had been investigated. The   , and        stress tests have been performed and 
the      based         approach yields the most promising results. 
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Since the                technology is still in its infancy, the long term 
reliability of the devices remains an open issue. It is well known that the hetero-
structure contains surface states, deep traps levels, and traps at the hetero-interfaces that 
can drastically deteriorate the device robustness. Several approaches have been used to 
investigate the trap profile and to estimate the trap density by means of spectroscopy,23 
transient,24 and steady-state electrical methods,25-33 in particular, the investigation into the 
gate admittance varying with frequency.29-33 This last approach is analogous to the well-
known conductance method (first proposed by Nicollian and Goetzberger34 in     ) for 
    structures. Using the frequency dependent conductance analysis, it had been 
mapping the parallel conductance vs gate bias/frequency and further analyze the      
and      traps as a function of the Fermi level for different gate architectures (Schottky 
and   ). Besides, the variance in the band bending for fresh and stressed devices is 
determined. 
In summary, the gate contact has an important role in the device performance and 
reliability, representing the most critical      element.   
5.2.      SCHOTTKY GATE  
In this section,                     sample     was investigated by the 
macroscopic  –        approach and scanning probes at the nanoscale. Fabrication 
details are given in            .  
5.2.1. CONVENTIONAL   ANALYSIS 
At the macroscale,         device characteristics (forward and reverse) were 
measured at     intervals, from   –      (figure 5-2 (a)) on a               
probe station with a heated chuck system. A               device analyzer for biasing 
the gate pad was used. The high-voltage characterization was performed using a 
              test system. The    substrate was floating during the         tests. 
Two  –        measurements were also made across the drain–bulk and the gate–bulk 
to determine the vertical drain–bulk and gate–bulk currents, respectively. This was 
investigated further by means of a set standard test devices with          for     
      . The device   was        . Typical forward  –   curves for the       
under investigation are presented in figure 5-1 (a). The         drain-source 
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saturation current (       )  at         is as high as         . Figure 5-1 (b) 
shows the transfer curve (       )  and its respective gate-source leakage current 
(       ) for the     .     was determined to be in the range of             
   (depending on the temperature and the gate bias). The     in the           was 
determined to be in the range of           The maximum transconductance value 
may be extracted from the derivative of the transfer curve as: 
            ⁄  (5-1) 
The maximum saturation transconductance (     ) at          was determined to 
be          . The relatively large value of          (together with the      ) 
correlates well with the low contact resistance value of        described in the 
previous chapter. Reverse currents in the           are shown in figure 5-1(c) 
showing large drain-source voltages due to the    nature of the undoped     buffer. 
The breakdown voltage of this non-optimized high-voltage device was determined to be 
      . The reverse  –   (and vertical  –       ) tests were limited to       to avoid 
any degradation of the device during the test. 
 
Figure 5-1. (a)               transistor forward  –  curve at   . (b) Typical transfer curve 
showing also the gate leakage current. (c)               transistor reverse currents with the 
gate biased at the          .  




Figure 5-2. (a) Three terminals gate-source leakage current (for different temperatures) during the 
          reverse bias. (b) Two terminal gate-bulk reverse current showing severe degradation 
for          .(c)               plot of the gate-bulk reverse current at varying  . (d) 
Arrhenius plot for the reverse gate current at            with activation energy of            
At elevated temperatures, the     is increased following a power law versus  , the 
exponent of which has been determined to be    . The drain reverse current presents a 
double slope (linear/logarithmic) for each  , turning around      of the reverse bias. 
The gate leakage does not depend on the reverse bias or the temperature up to     . 
Then,     appears to be constant (        )  but strongly depending on  , thus 
suggesting a thermally activated process which follows an Arrhenius law: 
        ( 
  
   
) 
(5-2) 
where    is the activation energy and    is the Boltzmann constant. From the Arrhenius 
plot    {   }      ⁄ , the activation energy can be determined as             (figure 
5-2 (d)). Analogously, two terminals gate-bulk current (   )          measurements 
were also performed to determine the vertical     (figure 5-2 (b)). The      and     
currents are relatively small as shown in figure 5-3.  




Figure 5-3. (a) Vertical drain–bulk and gate–bulk current density. (b) Drain–bulk current density 
(   )    temperature. (c) Gate–bulk current density (   )    temperature. 
Drain and gate leakage currents can be described in terms of an activation energy 
assuming a rate-limited thermally activated process following an Arrhenius law.1 For 
       the leakage current exhibits a weak increase with   with            . At 
higher temperatures the activation energy is much higher with             and 
        for drain and gate leakage currents, respectively. In this case,     greatly 
degrades when the current is forced through the       region for         .The fact 
that the vertical     is nearly independent of   suggests the tunneling as the dominant 
transport mechanism of the current flow. Indeed, a plot of     {   ⁄ }       ⁄  (Flowler-
Nordheim plot)22 confirms the very weak temperature dependence. For the smaller gate-
to-bulk bias (        ), the measured macroscopic current densities are observed to 
be dependent on both the voltage and temperature.     seems to follow the       
        mechanism,35-38 being linear in a     {  ⁄ }        ⁄  plot (figure 5-2 (c)). The 
experimental emission barrier height was determined to be         ,     lower 
than the one determined from the        reverse thermal activation. In any case, it is 
believed that the emission is from a trap state to a continuum band of states, located 
somewhere within the bandgap associated with threading screw conductive 
dislocations.35 This has been investigated at the nanoscale by means of the      
technique.39-41 Typical               Schottky gate contact was investigate of  via 
     and high-resolution electron microscopy. These techniques allow us to observe 
the nanometric patterns of the current flow and to correlate them with the electrical 
device characteristics. 
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5.2.2. NANOSCALE     CHARACTERIZATION  
As mentioned before,                are devices which are greatly affected by 
surface properties such as donor states, roughness or any kind of inhomogeneity. With 
the      charge centroid located around      below the           interface, the 
transistor forward and reverse currents are considerably affected by any variation of the 
surface properties on the atomic scale. Consequently, it has characterized the Ohmic and 
Schottky contacts on the nanometer scale using     .39-45 Here, it has attempted to 
understand and map the mechanisms involved in the current transport across the device 
terminals at the atomic scale. 
At the nanoscale, the nano-electrical measurements were carried out with an     
             (from Scientec), equipped with a conductive tip and a picoamplifier with 
an overall amplification of         ⁄ . An additional    booster provided low pass 
filtering with a bandwidth of      . The voltage output of the    booster is sampled 
by the analog–digital converter of the     controller with a sampling rate of       , 
yielding an rms noise level less than      . In this investigation, it has used    tips 
coated by a metallic layer of       and bulk diamond tips doped with boron 
(Boron               ) with a radius of       . The scan was performed in 
contact mode at a frequency of       . To protect the samples from oxidation, the 
experiments were performed in dry nitrogen ambient, whilst the entire system is located 
within a Faraday chamber, thus minimizing any external interference. In these 
experiments, the surface was scanned with the tip grounded by applying a positive bias 
to the    substrate; hence, the electrons were normally injected from the substrate to the 
tip.  
A set of     devices were completely characterized in the    mode. We present a 
typical      device behavior in figure 5-1. Attending to the on–off ratio and low    , 
the device presented in figure 5-1 was one of the best devices, although all the set was 
comparable. Then we measured the     by the      (to extract the   ) and we 
choose one of the best for the     cross-section and     machining. The Ohmic 
     measurement was made in several regions of this selected     device to ensure 
consistency. The Schottky      was performed in the selected device presented in 
figure 5-1.  




Figure 5-4. (a)     image of the      device. The     partial etch shows the depth of the     
buffer. (b)    topographic image of the     surface. (c) Topography and (d) current map of 
      gate surface taken with the      for the            scan. 
Again, a number of different regions and polarization conditions were used to be sure of 
the consistency. Figure 5-4 (a) presents a     view of the      surface and a     
cross-section, where the Ohmic and the Schottky gate pads can be seen. A     etch on 
the gate region shows the     buffer (delimited by arrows) and the    substrate. 
Rough, pitted morphologies were revealed from the        shown in figure 5-4 (b). 
The surface roughness, calculated using a     function, is        on a            
scan area. The     image shows a pitted surface characterized by monolayer high-
terraces, similar to those reported for growth on    substrates.46,47 The surface is 
composed of mounds, in the form of a truncated elliptic parabolic corresponding to the 
morphological pattern, schematized in the inset of figure 5-4 (b).  
The mound size distribution is rather uniform with, on average, a base of        and a 
height of           (peak to valley distance). The     buffer mode of growth is a 
complex process from spiral growth to kinetic roughening resulting in the mound 
topography.47 The strain in the upper     layer is almost totally relaxed and the        
thick     buffer layer is grown compressively strained. In the first stages of growth 
(below       ), surface diffusion can be enhanced by the compressive strain, leading to 
spiral formation via a Burton, Cabrera and Frank (BCF) mode of growth. A coarsening 
of the growth mounds was observed and correlated to the dislocation density increase. It 
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is believed that the misfit strain due to the heteroepitaxial growth plays a key role in the 
crossover from screw dislocation induced spiral growth to kinetic roughening. As the 
growth proceeds, the strain relaxation increases and the surface diffusion decreases. 
This leads to a transition from step flow-dominated growth mode to a mixed growth 
mode, where    nucleation is sufficiently active to give rise to kinetic roughening. 
Therefore, for thickness above       , the mode of growth turns to a kinetic 
roughening characterized by the scaling behavior of the surface. After that, the    
growth temperature is sufficiently low for avoiding thickness and composition 
modulation in the cap and barrier films. 
Figure 5-4 (c) shows the morphological image of the gate region. The white area 
corresponds to the gate strip. Figure 5-4 (d) shows the current map of the gate region 
(gate electrode was floating). The current was found to be superior in the pad strip, 
when compared with the     cap surface, probably due to an improved drainage of 
electron in the vicinity of the tip. The high-current in the boundaries of the gate is 
believed to be due to a measurement effect. Higher resolution images of the gate pad 
area or the gate-to-drain source show that, with the application of sufficient vertical 
reverse voltage  (     ) , there are preferential spots for the electron flow. This 
correlates with the vertical     in figure 5-2 (b), (being actually      the gate pad is 
depleting the                   surface).  
 
Figure 5-5.     cross-sectional image of the           active layers on the Ohmic contact 
region.    denotes the    clusters formed in the Ohmic region during the      contact annealing, 
which result in the relevant surface roughness.    and    are the     and     buffer growing 
layers respectively. 




Figure 5-6. (a)     image of the                 transistor showing the visible dislocations 
in the undoped     buffer and extending towards the    substrate. (b) A micrograph of the     
lamella mounted in the    holder ready for inspection. (c) A micrograph of the       active layer 
with the Ohmic contacts on top. 
This vertical current flows through a series of different materials and interfaces as 
depicted in the     and     images of figure 5-5 and figure 5-6. In the     image, 
   denotes the    clusters formed in the Ohmic region during the      contact 
annealing. The relative abundance (determined by    ) of             seems to 
suggest that    has a tendency to stick together (in the areas marked as   ), resulting in 
the rough surface.48 We corroborated the presence of    all over the metallic alloy 
except in the         clusters. It therefore appears that gold has a strong propensity to 
interdiffuse throughout the metallic layers, while it is also located at the            
interface.    and    are the     and     buffer layers respectively (described in the 
device fabrication section). This multilayer stacking sequence makes the interpretation 
of the current mechanisms through the vertical Ohmic and the Schottky contacts rather 
difficult, but nevertheless some relevant facts can be pointed out. 
Regarding     measurements configuration, we put a positive bias on the back of the 
   and we ground the     tip. This is analogous to put a negative bias at the tip 
contact, and hence the           and             notation. Topographical images 
(            ) obtained with the     of the      surface (gate-drain spacing) are 
shown in figure 5-7 (a). The current profile of the same area, obtained with     , 
shows the conductance distribution of the surface in figure 5-7 (b). It is then possible to 
obtain different current signals along any line, showed in figure 5-7 (c) for the biasing 
tip voltage of      (right) and       (felt). At    , the current flow is concentrated 
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within reduced areas, which appear as white spots in the image, (as in figure 5-7 (b)) 
uniformly located. In principle, depressions in the topography are somehow correlated 
with the current peaks in the current map (figure 5-7 (c)). Conductive areas in figure 5-7 
(b), denoted as clear (white), means higher current through the tip (     ) , thought 
this represents just    of the measured area             . Despite this, the current 
density of the conductive has been calculated to be as high as         (     tip area 
was        ).  
As the      bias voltage increases up to       (which is the maximum of the 
measurement set-up), this correlation between the topography and current becomes 
more evident which is clearly visible in bottom current map of figure 5-7. In this case, 
the mean current is       with maximum current of       . The correlation, discussed 
previously, between the vertical reverse current and the gate-drain spacing are still valid 
for the tip biasing conditions of     and 1   . 
     
Figure 5-7. Conductive     scans of the      surface in the drain-gate spacing with (a) 
topography and (b) current map of surface taken with the      for the              scan; (c) 
Respective cross-sectional profiles along the solid lines marked in (a) and (b) biased at      (right) 
and       (left).  
However, neither all the depressions exhibit large local leakage nor all the mounds are 
immune to some current spike. This is shown in figure 5-8 (a) and figure 5-8 (b) along 
the lines        (the area scanned in figure 5-8 (b) is the same as in figure 5-7 (b) 
again with            ). The relative peaks (maxima) of any of the scan lines are 
identified as     In some of the scans (such scan number    depicted in figure 5-8 (d)), 
some of the    peaks exhibit significantly higher current (       ) , when compared 
with any of the other relative current peaks. These peaks are labeled as   .  




Figure 5-8.      (a) topographic and (b) current map (          ) showing the scan lines for 
the investigation of the correlation depressions vs leakage spots. (c) Cross-sectional     image of 
the         grown on    . (d) Detailed scan through    showing the relative peaks (   
         ) . (e) Detailed scan through line     where four high-current spots are found (   
  ). 
We have observed that (for      ) the     of    peaks take place in depressions 
between mounds, formed during the first spiral growth stages. However, only the     
of the    peaks correlate with a depression. These results suggest that, indeed, there is 
some correlation between large current peaks and depressions (as suggested in the 
     map of figure 5-8 (a) and figure 5-8 (b)), but in any case, the correlation is 
unique. 
It is well know that there are many threading dislocations in     epitaxial layers and, 
these threading dislocations, create the boundaries of the network of the sub-grains, 
which enable the conductive vertical path. The dislocation density can be determined by 
either plain-view     or near-field     microscopy. Using both methods, the density 
of threading dislocations in our         layers can be estimated to be      
         .47 The presence of small pits or depression is associated with the emergence 
of threading dislocations. Depressions linked to two (or a multiple of two) molecular 
step edge are associated with screw-type dislocations, while the other are connected to 
edge-type dislocations located at the crystallographic sub-grain boundaries.     
mounds (also known as hillocks) form around pure screw and/or mixed dislocations. It 
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has been widely reported46,49-53 that spots with enhanced conductivity are related with 
threading dislocations. In our case, these conductive dislocations appear to have a 
certain tendency to appear in the depressions, but one only can expect to find them all 
over the surface. This can be explained by the     buffer mode of growth.47 In a similar 
     study carried out in                 (             ), it was found 
that only      of growth mounds exhibited current leakage paths.53 It was postulated 
then that      of hillocks grown around mixed dislocations, while the remaining 
     grow around pure screw dislocations. These pure screw dislocations (with a 
density of              ) were the solely responsible of the observed leakage paths. 
The two-regimen mode of growth of the           can explain this difference. As 
stressed before, when the     (    )  is     grown on the     layer, screw 
dislocation induced spiral growth takes place up to a thickness of       . Then, the 
screw dislocation induced spiral growth turns to kinetic roughening and the threading 
pits are visible no more on the top of the mounds (the final     thickness was of 
      ).  
One additional feature is clearly visible in the figure 5-8 (b) scan. The line     analyzes 
four (  –   ) of the strongly conductive spots in figure 5-8 (e) (these spots are not 
visible when the tip is biased at      (figure 5-7 (b) top)). These spots have a diameter 
of            and the current peak is larger than the saturation established at 
      . The frequency of these spots is significantly lower than the expected for the 
threading dislocations (the estimated density according the      map would be 
       ). Both the size and the density of the highly conductive spots appear to 
correlate with the reported distribution of nanopipes.47  
These nanopipes were commonly observed (with a density of                and a 
diameter of           ) in the first stages of the heteroepitaxial growth of     
regardless the growth method and the substrate used.46,47 They are systematically ignored 
as they vanished for thickness larger than       , again when the screw dislocation 
induced spiral growth turns to kinetic roughening. However, these nanopipes present in 
the bulk of the     layer may enable highly conductive path when the vertical current 
is sufficiently high. It should be noted that the spots are not visible when the scan is 
performed at      (figure 5-8 (c) top). The fact of having these nanopipe-conduction 
paths active for tip voltages larger than            correlates well with the double 
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conduction mechanism observed during the          microscale measurements 
resulting in dislocation related               (          )  and         
         tunnelling (          ), respectively.  
Another significant difference comes from the fact that, in our experiments, the      
current is analyzed using a vertical configuration (forcing the electrons though the entire 
    buffer), rather than in the commonly reported lateral configuration. Pure edge-type 
dislocations located at the crystallographic sub-grain boundaries may be more effective 
in this case. To further analyze the current mechanisms through the           buffer 
we have made  –        measurements through the    (figure 5-3 (c)). It has been 
suggested that only a negligible contribution to the reverse-bias current comes from 
thermionic emission over the Schottky barrier due to the large barrier heights typical in 
   .22 For the smaller gate-to-bulk bias(         ), the measured macroscopic 
current densities are observed to be dependent on both the electric field and 
temperature. In this case,     can be fitted by using the      –         mechanism or 
emission either into or from dislocation-related trap states or conduction along 
dislocation lines.35-38 A high-density of dislocations within the     stacked structure is 
visible from     images depicted in figure 5-6.      –         emission is a trap-
mediated carrier transport mechanism where the carrier density depends exponentially 
on the activation energy of the traps, which is corrected for the electric field, such that 
the current density is given by: 
 
 
    ( (          √ ⁄ ))              √(       ⁄ )    ⁄  
(5-3) 
Where     is the high-frequency relative dielectric permittivity,    the permittivity of 
free space and    the barrier height for electron emission from a trap state. The linear 
dependence of      ⁄  on √  is an indication of the validity of the trap assisted 
conduction mechanism model. The emission barrier height was measured as    
           lower than the one determined from the        reverse thermal 
activation. It is believed that the emission is from a trap state to a continuum of states 
located somewhere within the bandgap associated with threading screw conductive 
dislocations.35 This dislocation/trap assisted mechanism correlates mainly with the 
depressive regions of the surface maps of the      technique (being approximately 
    of the surface area).  
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For         , the vertical      appears to be weakly dependent on  , suggesting that 
tunneling is likely to be the dominant current transport mechanism. Hence, the current 
density can be described by the       –         equation,22 which describes the 
field emission of quantum tunneling electrons from bulk metals as: 
 
  
    (     ⁄ )          (   )
    √   (   )   
(5-4) 
Where   is the electric field in the semiconductor barrier,   is the electronic charge,   
is the effective barrier height at the Schottky contact and    is the     effective mass.4 
It is then possible to plot a log-scale plot of   ⁄  as a function of   ⁄ , which confirms a 
very weak temperature dependence. In a totally crude approximation, if we only 
consider the     buffer as the conductive layer, some evaluation of the effective barrier 
height can be done. Assuming an effective mass of        the average effective barrier 
height was determined to be in the range of       . 
5.3.      MODELING 
In the previous section it has been described the main properties of the       gate 
contact at micro and nanoscale. In this section, how this gate drives the      is 
analyzed by physical based modeling. 
It had been characterized          in the temperature range of        . Then, 
simple analytical closed-form expressions for the      transfer, drain saturation and 
gate transconductance are proposed. These closed forms are based on physical modeling 
of the     . The model includes the effect of the source–drain series resistance along 
with the self-heating. The fit with the experimental results is remarkably good, as it will 
be shown further on.  
5.3.1. EXPERIMENTAL     
The               experimental saturation current and transconductance      
have been characterized. Typical forward  –   curves for the       under 
investigation are presented in figure 5-9. The device dimensions are          for 
          . The gate  is       .      device characteristics were obtained in the 
temperature range of   –     on a probe station                with heating 
chuck system, using an incremental    of    . Figure 5-9 (a) and (b) show typical 
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         and               curves. The                 at          is       
  , while at     ,         is reduced to          (figure 5-9 (b)). The     
remains remarkably constant at            regardless of the elevated  . This small 
variation of the     with   is consistent with the fact that the polarization field is weakly 
dependent on the temperature54 and hence, the sheet carrier concentration is virtually 
temperature independent. The temperature dependence of the         and (saturation) 
transconductance, expressed by: 
           ⁄  (5-5) 
at           are shown in figure 5-9 (c) and (d), respectively.    has been fitted by 
an inverse power law with the temperature     in which temperature coefficient 
( ) was determined to be    . This   value is in agreement with previous reports for 
                    . Tan et al.55 reported a temperature dependence of the 
saturation current as a power law of     , with   depending on the channel length. For 
a gate length in the range of  –      ,   was found to be in the    –     range (      
for          ). Nevertheless, for submicron gate lengths, it was found that   was 
only       
 
Figure 5-9. Experimental (a) drain current    –    and (b)    –     in the temperature range of 
       . Experimental (c) saturation current (       ) versus temperature at          and 
         and (d) maximum gate transconductance (     ) versus temperature.   indicates the 
temperature dependence as            
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However, it is worth mentioning that there is a relevant dispersion of the reported   
values given in the literature56 (and references therein) which apparently depends on the 
substrate (                  ), the presence of     spacing, the criteria to determine 
the saturation current and others. 
5.3.2. IDEAL     
In this section, a closed-form expression for the     saturation current and 
transconductance will be presented. The model includes the effect of the source–drain 
series resistance along with the self-heating in a simple closed-form analytical formula 
for the          It is well known that the ideal      drain current (figure 5-10) can be 
determined along the channel from the source side of the gate edge (   ) by:54,57 
   ( )      ( )  ( ) (5-6) 
Where  is the channel width,   ( ) is the electron sheet carrier concentration and   is 
the electron charge.  ( ) is the electron drift velocity along the channel which, using 
the field-dependent-mobility model, can be expressed by: 
 
Figure 5-10. Schematic cross-sectional view of the               under investigation.  
 ( )   
  ( ) ( )
    ( )      ⁄
 
(5-7) 
Here,    is the electron mobility in the      channel,   is the electric field along the 
channel,   is an adjustable parameter and       is the critical electrical field. Performing 
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integration of the electric field of eq. (5-6) between the limits       , the drain 
current could be determined. The critical electric field and the saturation carrier 
mobility are then related by: 
              (5-8) 
Where      has been determined by Monte Carlo simulations54 as being: 
             (5-9) 
Where                ⁄  and                   ⁄  Therefore, the 
computation of the model requires formulation for the electron mobility and the      
sheet carrier concentration. 
5.3.2.1.       MOBILITY 
The main scattering mechanisms in a      channel are well reported.58 The      
mobility is modeled analytically as the sum of several contributions following the 
Mathiessen rule.  
 
Figure 5-11. Simulated      mobility (bulk and     ) dependence on (a) the temperature 
(         
       ) and (b) the sheet carrier concentration (      ). 
However, the polar optical phonon scattering (       ) is the dominant scattering 
mechanism for the      in a wide temperature range. At elevated   the impurity 
scattering is minimized due to the spatial separation of electrons and ionized impurities, 
being especially true for temperatures above     .58,59 Equations in59,60 describe this 
mobility for a     , using the conventional relaxation-time approximation, for the case 
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when the optical-phonon energy is greater than the thermal energy. Simple empirical 
relationships for the polar-optical mobility have been proposed in previous works:61,62  
        
 
  
   
   (











Where  ,   and   are empirical constants for describing the dependence on the        . 
  can also be expressed in terms of the reference      concentration (    ) , 
temperature (    )  and its reference mobility (  )  as              
 . In practice, 
          and      (       )  then,        (       )       This 
expression for the low field mobility is very useful since it relates    to    (and hence, 
   ) and the temperature. Mobility constants of         –     (figure 5-11 (a)) and 
       (figure 5-11 (b)) have been fitted to the theoretical computed         61,63 of 
with (                                              )  for         
         and       , respectively.  
Nevertheless, it is also well known59 that     optical-phonon energy (          ) 
is high-compared to the energy separation of the sub-bands. The energy separation 
between all sub-bands, except for the first and second, is very small (     ) 
resulting in a highly inelastic nature of polar optical scattering. This could make the 
total scattering rate to be the sum of many intersub-band and intrasub-band scattering 
processes, when the    concentration is high. This would result in a depreciation of the 
characteristic features of the     , in particular, the density of electrons within the 
potential well. For this reason, the relaxation time for scattering of electrons in this 
     by optical phonons would tend to the bulk relaxation time. Therefore, electron 
mobility may be described, in that case, using any of the expressions for polar optical 
scattering in bulk semiconductor       electron mobility.59 As it can be inferred from 
figure 5-11 (a), the theoretical dependence of the electron mobility on the temperature 
does not differ substantially if a quantified      or bulk polar phonons are considered. 
It is worth mentioning that the value of   is significantly higher than the experimental 
value extracted from the    variation with  . Nevertheless, the value of        is in 
agreement with previous works reported in the literature.63 
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5.3.2.2.       SHEET CHARGE DENSITY AND     
In first approximation, the sheet-carrier density   , for a given gate bias and for low 
electric fields, can be approximated by:64  
   
  
 
[       ] 
(5-11) 
Where    is the gate capacitance. Taking into account the different band discontinuities, 
the gate capacitance is the sum of several contributions: 
  
       
           
           
      
   (5-12) 
including the     cap, the       barrier, the     spacer layer and the contribution of 
the distance of the electron gas from the spacer layer    . Each of these contributions is 
of the form         . The dielectric constant    for the     and           can be 
determined from the approximation   ( )           .65 The polarization-induced 
charge into the calculation of the threshold voltage is given by: 
              
     (5-13) 
Here,    is the Schottky barrier height,     is the conduction band offset at the 
          interface and    is the total polarization charge. It is worth mentioning 
that according to the exact self-consistent solution of the    Poisson’s and Schrödinger 
equations,57,65 the sheet carrier concentration is: 
      
  [          (  )] (5-14) 
Where    is a function of   . A polynomial approximation for    in terms of    as 
        √        has been proposed.57 This expression includes three 
temperature-dependent parameters      and    which have been numerically 
determined.54 It can be demonstrated, by performing some algebra of   (  ), that    can 
still be described as an analytical function of the gate voltage as: 
    
 
   
[    √  
    (          )]
 
         (      
  ) 
(5-15) 
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In any case, as stressed before, the polarization field is a weak function of the 
temperature. Therefore,     and    can be considered weakly dependent on the 
temperature, as it was experimentally assessed (figure 5-9 (b)). 
5.3.2.3.  INTRINSIC DRAIN CURRENT 
If no extrinsic source and drain resistance are considered, the sheet carrier concentration 
along the channel could be described as:57 
       ⁄ [         ( )] (5-16) 
Rearranging eq. (5-6) and (5-7), including the low-field electron mobility eq. (5-10) and 
then performing integration between the limits       , the drain current could be 
expressed as: 
    
            





         
  ] 
(5-17) 
The drain-source saturation voltage (       ) current can be determined assuming the 
condition of             (i.e. at the knee voltage establishing the onset of the 
saturation), with: 
        √(       )
 
         (       )          
(5-18) 
After performing some algebra it is possible to arrive at the expression: 66  
        
    
  
  (       )
 
[  √(  
   (       )





For long-channel      , in first approximation, it can be considered that the Shockley 
model (constant-electron-mobility model) may be assumed, yielding the well-known 
simplified expression: 66 
          
   
   
(       )
 
66 (5-20) 
Then, considering         (       )  and          ⁄ , we can rewrite the 
previous equation as: 
CHAPTER 5:               GATE CONTACT 
102 
 
           
    
       
  
    
(5-21) 
Derivating this expression it is possible to obtain an expression for the intrinsic 
transconductance     as: 
           
   
     
(   )  
    
(5-22) 
5.3.2.4.  EXTRINSIC DRAIN CURRENT 
Using this extremely simple equation, the experimental versus simulated fitting is only 
good for the smallest         (where the intrinsic and the extrinsic transconductance 
are not substantially different). For larger    , the model could be improved to take into 
account gate-drain series resistance, self-heating and other degradation mechanisms. To 
take into account the series resistance, the saturation voltage in the definition of eq. 
(5-21) can be substituted by: 
       
          (5-23) 
The total resistance (   ) is: 
                             (    )          (    ) (5-24) 
The      channel sheet resistance (   )is expressed by: 
    
 
      
 
(5-25) 
Where     is the electron sheet carrier concentration at        . It can be then 
demonstrated that eq. (5-21) modifies to: 
                (   )⁄       where        
   
     
     
    (5-26) 
5.3.2.5.      WITH EXTRINSIC RESISTANCES 
There are several ways to include the effect of the extrinsic source and drain resistances 
in the      drain current.  
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Here, we use the drain voltage and gate voltage substitution by: 
       
                     
        (5-27) 
The total access resistance     is the sum of the source to gate and gate to drain regions 
contributions: 
                       (5-28) 
Applying this substitution to eq.(5-17) and rearranging, the      current can be 
determined by:   
      [
   
    √  
       
] 
(5-29) 
     (          
 )       (5-30) 
   (            )   (                   




    (
    
  
       
 ) 
(5-32) 
         
         
   
   
     
   
  
 (       ) 
(5-33) 
      reduces to eq. (5-17) for     and      . For the saturation current in particular, 
it can be demonstrated that, after performing simple algebra in eq. (5-6), eq. (5-23) can 
be rewritten as, (applying again the simplification      for     ( )):  
         
  
   
 [  (
   
     
     
   )]
  
    
       
  
    
(5-34) 
Where   is defined as   (    
     
     
   )  The intrinsic saturation gate 
transconductance can be determined from the derivative of this expression:  
 
        
   
 (     
   )
 [(   )  
       
    ] 
(5-35) 
         
    
       
    
 
  
   
 
   
     
    
(5-36) 
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5.3.2.6.       CHANNEL SELF-HEATING 
The      channel self-heating usually has a strong effect on the effective channel 
temperature of the      which can be, in turn, significantly greater than the ambient 
(or chuck) temperature. Therefore, self-heating is a virtually unavoidable parameter 
affecting the        performance of any     , particularly when biased in the 
saturation regimen. Besides, due to the high-level of power handled by the      
channel in the               , self-heating effects may become very relevant for 
relatively small drain/gate bias (depending on          )  Basically, the self-heating 
increases the channel temperature to an effective temperature  (    ). This effective 
temperature depends on the dissipated power, the thermal impedance (   ) and the 
substrate temperature (    ) as: 54 
                          (5-37) 
The substrate temperature (at the substrate bottom) also increases linearly with the 
temperature depending on the thermal resistance of the package (  ). In many practical 
cases, such as during on-wafer measurements, it is reasonable to consider the substrate 
temperature as the heat-sink temperature: 
                    (5-38) 
Considering that the      active layers (     cap,       buffer,     channel, 
buffer layers, etc) are very thin compared with the total substrate thickness, they can be 
neglected in the computation of the thermal impedance of the structure.    may be 
roughly approximated by:54,67    




     
   
 
(5-39) 
Where      is the substrate thickness,    is the channel length and kappa ( ) is the 
thermal conductivity of the substrate. The thermal conductivity has been experimentally 
assessed for    ,          and    substrates as: 67,68   
         (
 
   
)
    
                 (
 
   
)
    
           (
 
   
)
    
 
(5-40) 
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It is well known that     material exhibits better thermal conductivity when compared 
to    and, in particular, to         . The value of the thermal conductivity at room 
temperature is         ,           and          , for    ,         , and 
  .68 It should be mentioned that the value of kappa slightly varies depending on the 
reference69-71 but still, from the point of view of the heat spreading,     is the better 
substrate and          is the worst, with the device on    being somewhere in the 
middle. The effect of the self-heating could be analytically estimated for the saturation 
current in eq.(5-34). The saturation current suffering self-heating effects,           , could 
be expressed of the form: 
      
            
         
         
      
 
           
 
  (5-41) 
Then, from eq. (5-37):    
          (              )
 
       
                                            (5-42) 
This non-linear equation is not analytical. Nevertheless, it could be approximated by the 
three first terms of the binomial series (which is the Taylor series for small  ) of the 
function (     ) :72  
(   )            
 (   )
  
       
 (   )(   )
  
         
(5-43) 
 
Figure 5-12. The binomial series approximation of (   ) . 
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Therefore, for relatively small dissipated power, i.e.             the function (  
         
   )
 
 is relative well approximated by the three first terms of the series (figure 
5-12) eq. (5-41) is then of the form:  
 (   )
 
   
 (      
   )
 
     (      
   )
 
 (   )      
         
(5-44) 
   
    could then be solved as the root of the cubic equation. After some algebra, it is 
possible to arrive to the analytical expression:  
      
    
   
(   )       
 
(5-45) 
         √
 
 
(  √      )
 
                       √
 
 




   (   )         ( (   )  
 
 
   (   )   )  
(5-47) 
  (   )          (5-48) 
5.3.2.7.  EXPERIMENTAL SATURATION CURRENT AND TRANSCONDUCTANCE FITTING 
The extrinsic    is simulated from the derivative of eq. (5-45), where an analytical 
close form for    can be computed. The physical layout parameters used in the 
simulations are        ,        ,                   ,           and 
         . The contact resistance is           . The threshold voltage value of 
            is described by           ,             (        ) 65 and 
          
       , which results in                  . The      channel 
mobility is described by        where the mobility constant is 
                    (             ⁄             ) .   is determined 
from the fit to the experimental    to be       . The thermal resistance is also a fit 
parameter with a value of            ⁄  (          ) at room temperature 
and         . This    value agrees reasonably well with experimental/theoretical 
values previously reported.73,74 




Figure 5-13. Simulated (solid lines) versus experimental (symbols) for (a) drain current and (b) 
transconductance in the temperature range of   –      showing good agreement. The drain bias 
is          and     is the simulated intrinsic transconductance. 
As it can be inferred from figure 5-13, we have obtained a good fit for both, the 
saturation current and the transconductance in the temperature range of   –    . The 
value of the    temperature exponent (      )  given by the simulations is in 
agreement with the value experimentally extracted of       . The model has been 
further validated in a wider range of saturation voltages, in particular, for        , 
        and         .  
 
Figure 5-14. Simulated (solid lines) vs experimental (symbols) transconductance in the temperature 
range of   –     for different saturation drain–source biases,         (a),         (b), 
         (c) and          (d). The    temperature coefficient is      –     (       ) for 
all the saturation voltage range. 
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As it can be inferred from figure 5-14, the temperature dependence is virtually identical 
at varying    , being the    temperature coefficient           (       ) for all 
the saturation voltage range. Nevertheless, the electron mobility dependence on the 
temperature (      ) was established to be        (in accordance with the typical 
value from physical modeling of the optical phonons scattering mechanism). According 
to this model, the intrinsic transconductance     at room temperature (without taking 
into account source–drain resistances and self-heating) can be as high as          
(four times larger than the experimental    value). 
5.4.                MODELING 
5.4.1. ANALYTICAL TRANSCONDUCTANCE MODEL 
The introduction of a gate insulator affects the operation of a simple Schottky gate 
    . The parallel capacitance associated with the gate insulator capacitor and the 
      buffer capacitor diminishes the effective gate capacitance of a        . In 
this dissertation, the influence of this thin insulator on the          electrical 
characteristics of a device is evaluated numerically. In particular, we have investigated 
the effect of using a thin insulator based on                          on the 
saturation current and transconductance. To accomplish this objective, we have 
developed a very simple analytical set of closed-form expressions for the saturation 
current, based on physically modeling the electron mobility in a      channel 
described in the previous section. This simplified model is used to understand the effect 
of varying gate capacitance in an “ideal”      transistor. In the following section, the 
basic model is improved by including the effect of the extrinsic source and drain 
resistances. In the last section, we consider self-heating and briefly discuss its effect on 
the maximum transconductance. This is analyzed for several different substrates upon 
which     is currently grown, namely:    ,    and sapphire.    
Presented in figure 5-15 is the cross-sectional view of our simplified reference    
    . What we call here the “      buffer” is really composed of a carefully 
engineered layer stack which is normally formed by a     cap on top of two or more  
          layers with different        doping or    content ( ) . To make the 
model as simple as possible, this stack is effectively described by a gate      
capacitance    of thickness    and permittivity    . 




Figure 5-15. Cross-sectional view of the simulated        .      and      are the insulator 
capacitance and thickness.    and    are the AlGaN buffer capacitance and thickness.    is the 
contact resistance,    is the      sheet carrier concentration,     is the thermal resistance and    
is the bulk temperature (at the bottom).   ,     and     are the gate length, the gate-source and 
gate-drain spacing, respectively.       
Donor-like levels from the surface of the       buffer surface, together with a strong 
polarization field are believed to be the source of the electrons in the      channel, 
which is roughly described by a total polarization charge parameter,   . It is worth 
mentioning that there are detailed models for both    and    to take into account the 
complex structure of the     buffer.54 However, this high-degree of accuracy in the 
description of the      capacitance and polarization fields, only results in very small 
deviations compared to what is obtained taking into account an effective       
buffer.54 As stressed before, the introduction of the gate insulator affects the Schottky 
gate capacitance of the     . The          gate capacitance (  ) is now the 








    
 
(5-49) 
Where         ⁄  and                ⁄ .           ,   and      are the dielectric 
constants and thicknesses of the       buffer layer and the insulator, respectively. The 
dielectric constants used in the simulations are                   for 
                         respectively.61 This simple gate capacitance 
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approximation can be naturally improved to take into account the different 
discontinuities present in the structure. For example, considering the different band 
discontinuities, the gate capacitance is the sum of several contributions: 
  
       
           
           
      
   (5-50) 
including the     cap, the       barrier, the     spacer layer and the contribution of 
the distance of the electron gas from the spacer layer    . Each of these contributions is 
of the form        ⁄ . The dielectric constant    for the     and           can be 
determined from the approximation   ( )           .65 The model presented in this 
investigation is assumed to be valid at room and elevated temperatures, (where mobility 
may be well approximated by the phonon scattering) and for long channel       
which make the degradation of the quantum capacitance and/or fringing capacitance 
negligible in a first approximation.75,76   
5.4.2.          MODELING 
The set of equations, presented in section 5.3, form an analytical closed-form method to 
numerically evaluate the effect of a thin gate oxide on the electrical properties of the 
        . In the following sections we will investigate the effect of the insulator 
on the threshold voltage, the saturation current and the transconductance. The 
parameters used in the simulations are listed in table 5-1.  
The simulated large channel     77 has a conventional layout of           for 
           respectively. Insulator thickness is varied in the range of         for 
                 and     .  
We have simplified the       buffer structure to the point to make this a single layer 
(the simplest general case). The gate capacitance (  )  may be established 
experimentally, from the     measurement (gate-drain) of the device.12 If an effective 
dielectric constant of    ( )       (      ) is assumed, the equivalent buffer 
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Parameter  Value  Units  
           
   
            
            
        ⁄                   ⁄  
                         ⁄  
          
          
             
         
      
           
          
           
     
            
 
      
             
 
     
  
              
            
         
             
             
             
Table 5-1. Parameters a and b for the simulation of the         from the literature.65,54 
5.4.2.1.  THRESHOLD VOLTAGE  
The basic      design nowadays is             (although techniques do exist to 
make it             ).78 A             device is the type considered in our 
simulations. This means that one must apply a negative bias of a few volts to the gate in 
order to deplete the      channel of confined electrons and to suppress the passage of 
current in the channel flowing from source to drain. Therefore, the threshold voltage is 
strongly dependent on the gate capacitance. As it can be seen in figure 5-16 (a), the 
lower the gate capacitance, the more negative the threshold voltage is. This is a relevant 
implication of the use of insulator layers in the gate of the     .  




Figure 5-16. (a) Simulated threshold voltage vs insulator thickness and (b)      concentration for 
a Schottky gate     (labeled    ) and MIS-HEMT with                          as 
the gate insulator.       
Increasingly negative threshold voltages mean a higher amount of power consumed 
during the on/off state transition. The way to increase the gate capacitance while 
maintaining a fixed insulator thickness (to prevent Schottky gate leakage) is to change 
the dielectric to one with a higher dielectric constant. This is one of the reasons why 
engineers often prefer to use other dielectrics, with higher dielectric constant that     , 
for the         structure.       is popular because it matches well with     
      materials, both being nitride based.79 However, in the case of        the 
dielectric constant is still relatively low. 
Recently, there is a strong interest in      based     structures which exhibit a 
remarkably high    of   . In fact, a very thin layer of any insulator, typically 
around     , has been demonstrated to effectively reduce the leakage current through 
the gate for negative gate bias.11 Nevertheless, there is a trade-off between the dielectric 
constant and the insulator’s critical electric field. For example, the critical electric field 
for      is around        ⁄  while for      is typically         .80 This is a 
detrimental factor for the use of      if positive gate voltages are desired. In contrast 
to what happens with    or     technology, unfortunately, the quality of the thermal 
oxide of     is incomparable with the successful      thermal oxide, making its 
application generally considered as commercially impractical. 
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For a given gate bias, the sheet carrier concentration (figure 5-16 (b)) also depends on 
the thin insulator properties, especially for the smaller        . In fact, the slope of the 
sheet concentration may be approximated as: 
       ⁄   
     (5-51) 
In other words, the steepest slope is obtained for the thinner/       insulators. 
However, in the vicinity of        ,    is approximately the same for any      or 
         since, in general, 
     (      )     (5-52) 
Here, we have assumed that the total polarization charge remains basically unaffected 
by the insulator deposition.12 This assumption has been made to keep the model as 
simple as possible and it agrees with some previously reported works.12,19,81 However, in 
general, it may be observed that a relatively small increase or decrease (       ) of 
the      carrier concentration occurs due to the action of the passivation of surface 
charges, thereby affecting somehow the       polarization charge.82,83 The variety of 
gate insulators and deposition techniques has resulted in a strong dispersion of the 
available data in the literature.19,56,81-87 In this sense, it is worth mentioning that some 
authors have reported more relevant differences in    and    when comparing Schottky 
and    gate      .84,85 On top of that, the introduction of the    layer may subtly 
also affect other device parameters such as the contact resistance. For example, if it is 
not completely and homogeneously removed from the source/drain area, an ultra-thin 
layer could act as an additional barrier thus increasing the    . As the wafer scale maps 
are uncommon in the literature,86,87 the differences obtained for a small population of 
devices could easily bring inconclusive statements. Furthermore, insulator deposition 
techniques have inherently some drift in their dielectric constant and/or thickness. On 
the other hand, the      is separated from the     interface by the       buffer 
which would make it inherently less sensitive to any surface charge variation. In 
general, the electron mobility differences between identical      and          
are reported to be even smaller than for   .19,81 Donoval et al.56 have reported the same 
temperature dependence for         and         and          as      , 
suggesting that phonon scattering is the predominant effect, regardless of the gate stack 
architecture. The hypothesis of the electron mobility conservation seems plausible. 
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In contrast to what happens with other           transistors such as        or 
metal oxide semiconductor field effect transistor (       ), the threshold voltage for 
a      with a Schottky gate is remarkably stable with the temperature (up to, at least, 
    ).88 This is due to the fact that the polarization field has a very weak dependence 
on the temperature and hence,    is also a weak function of the temperature. It must be 
mentioned that, in many practical situations, there is a number of interface (      ) 
and/or bulk traps (    ) created during insulator deposition.89 This would provoke a 
shift of the threshold voltage towards more negative or more positive values (depending 
on the nature of these traps, acceptors or donor, positive or negative ions, etc.). This 
added charge could be taken into account with an additional term in eq.(5-13): 
               
  (           ) (5-53) 
These traps could also be much more sensitive to any temperature change.90 On 
          devices, the     has a major affect on the on-state current of the device, 
as Coulomb scattering greatly reduces the field-effect mobility.89 Within the     
structure of         , the presence of a large amount of interface traps have been 
extensively demonstrated.19,82 However, these traps do not greatly affect the      
mobility as the      charge centroid is separated from the    interface by the       
buffer and the     spacer.58 The     interfacial traps impact the          of a 
     primarily inducing a trap threshold shift, while the subthreshold slope is likely 
also to be degraded.28 In the first instance, this is easily accounted for in the model by 
adding a new term into eq.(5-13). However, significant amount of work must still be 
performed to understand the     profile within the hetero-structure bandgap, how these 
traps would interact with channel electrons, the different chemical nature of these traps 
(which are currently viewed as slow and fast traps)30 or the implication in the long term 
reliability of the device.     
5.4.2.2.  DRAIN AND SATURATION CURRENT 
The     value is a fundamental parameter of any power device. Together with the 
reverse bias breakdown voltage, the          ⁄  ratio is considered the power device 
figure of merit.                have been reported with          ⁄  as high as 
                 .11,91  




Figure 5-17. (a) Simulated drain current (       )  for         and (b) saturation  drain 
current (       )  for a Schottky gate      (labeled     ) and          with 
                         as the gate insulator. Note that the ideal saturation current         
and          do not depend on    . 
In the case of the                  this is usually measured at zero or small 
positive gate bias. The simulated drain current for         is presented in figure 5-17 
(a) for different          with      of gate insulator. As mentioned before, the 
   value for         is similar regardless the    properties: 
        
     (5-54) 
This results in similar on-resistance (              ⁄ )  characteristics in the linear 
range. Therefore, for ideal      , simulations suggest that the introduction of an 
insulator has a weak effect on the     value when it is estimated at        . The    
saturation current is also a key parameter in establishing the maximum    power output 
for      devices. This current increases with increasingly positive gate voltages, until 
it saturates with a maximum value. However, for Schottky gate      , a gate voltage 
in excess of      results in excessive gate leakage current, consequently increasing the 
noise factor significantly. The introduction of the    insulation would enable the use 
of higher positive gate voltage. Furthermore, for zero or small positive    , the 
introduction of the thin insulator increases the saturation current by a factor of 
approximately     ⁄ . Therefore, there is a significant difference in the saturation 
current value depending on the type of insulator (for a given insulator thickness) used in 
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the     gate stack, as can be seen in figure 5-17 (b). Analogously, the saturation 
voltage also increases, being, to first approximation, a value close to     . The 
introduction of the source and drain series resistance in the computation of     and 
        significantly reduces the      drain current but the previous arguments are still 
totally valid, as it can be inferred from figure 5-17.        
5.4.2.3.  TRANSCONDUCTANCE 
The gate transconductance (  ) of the transistor is one of the most important indicators 
of the device quality for microwave application, critically affecting the cut-off 
frequency and the maximum frequency of the device. Besides,    is used in the small-
signal model of the     .  Therefore, it is one of the most used figures of merit of this 
kind of transistors, usually expressed in     . Conversely to what happens with the 
saturation current, the intrinsic saturation gate transconductance converges (figure 5-18 
(a)), regardless the gate insulator, to a fixed value of      (   )     ⁄  for 
        and small (         ) positive gate bias. Therefore, as happens with the 
on-resistance, the intrinsic saturation transconductance, for         , should not depend 
on the insulator. The introduction of the source-drain series resistance greatly affects the 
value of the extrinsic transconductance as shown in figure 5-18 (b), reducing its value to 
the more common values of          for          .13    
 
Figure 5-18. (a) Simulated intrinsic and extrinsic transconductance        for        and (b) 
extrinsic transconductance vs     taking into account drain-source series resistance for a Schottky 
gate      (labeled     ) and          with                          as gate 
insulator. Note that the ideal saturation transconductance        and         do not depend on    . 
Empty circles denoted experimental     data.77 
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Nevertheless, even introducing a potential source-drain series resistance, the previous 
set of equations is not able to reproduce the typical behavior of the maximum 
transconductance.11,13,15 The transconductance curve, especially when measured at room 
temperature, exhibits a       that usually takes place for few voltages from the 
threshold voltage (              ). Then,        diminishes for greater gate bias. 
Therefore, we suggest that in order to explore the dependence of the transconductance 
on the gate insulator, this should be measured for small         where, 
experimentally, the maximum transconductance value is achieved. In this sense, figure 
5-19 (b) shows the value of the transconductance for              for 
                        . As can be inferred from the figure,        diminishes as 
the insulator thickness increases (figure 5-20), when it is considered a fixed        . 
Besides, the greater the dielectric constant, the greater        is. This is a result which 
fits well with the commonly reported behavior, when “identical”      and     
     devices are compared, i.e., the gate insulator is detrimental for    applications. 
Effectively, the fit to the experimental data is good for relatively small         (open 
circles of figure 5-18 (b) are from the experimental data).77  
 
Figure 5-19. (a) Simulated saturation current (with and w/o drain-source series resistance) vs 
insulator thickness for         and (b) Simulated extrinsic transconductance vs insulator 
thickness (with and w/o drain-source series resistance) at             for a         with 
                         as gate insulator. 
However, the introduction of series resistance is still unable to explain the maximum 
transconductance experimentally observed (the    vs     curve usually has a parabolic-
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like curve with a maximum). We propose that other relevant sources of power 
dissipation must be taken into account: i.e. self-heating.              
 
Figure 5-20.             simulated intrinsic (      ) and extrinsic transconductance 
for different gate insulator thicknesses displaying the decrease of the        vs insulator thickness 
for a given        . The transconductance is simulated for an      thickness (    ) in the range 
of         with an interval of           .   
5.4.3. SELF-HEATING 
As described in 5.3.2.6, figure 5-21 (a) shows the simulated effect of the self-heating in 
the saturation current.             is typical for a     substrate. The 
transconductance from the derivate of            is presented in figure 5-21 (b). It can be 
seen that a maximum transconductance value can be obtained (for a given gate bias of 
few volts after the threshold) which replicate the experimental results much better. 
Figure 5-21 (b) shows the simulated external transconductance for a      (dots) and a 
             (solid lines) with gate oxide thicknesses of   and      . Due to 
self-heating, the maximum transconductance diminishes with the insulator thickness, in 
agreement with the general observation. There is a strong influence from the substrate 
(                  ) on both the saturation current and the extrinsic transconductance.  




Figure 5-21. (a) Simulated (with self-heating) saturation current for a Schottky gate      and a 
         (         ). (b) Extrinsic transconductance vs     taking into account the self-
heating for a Schottky gate      and           (               of     ). Note that 
          depends on    . Empty circles denoted experimental      data.77 The simulated fit to 
the experimental data (dashed blue line in the on-line version) takes into account the additional 
thermal boundary resistances,       . Simulated           and            solid lines are 
computed without taking into account the thermal boundary resistance (   ) , directly using 
eq.(5-39) and eq.(5-40) and a fixed            .    
As one would expect, the higher the thermal conductivity, the higher the maximum 
transconductance is. Therefore, the model suggests that self-heating has a relevant role 
in reducing the    value. For a given        active layer structure, effectively, the 
different substrate thermal conductivity would be the main factor which establishes the 
channel temperature (as a function of    which depends in turn on kappa). It is worth 
mentioning that, in practice, the heat flow in the hetero-structure is more complex 
because between the substrate and the     active layers there are in general a number 
of interfacial layers which result in additional thermal boundary resistances.73,92 
Recently, bulk     thermal conductivities larger than          have been reported93 
(the theoretical value for     bulk kappa would be as high as         ),94 which 
suggests that        is an interesting alternative to the excellent     substrates. 
Furthermore, the additional resistance associated with thermal boundary impedance may 
be naturally mitigated. Indeed, the temperature impact of the          characteristics 
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of a      on        seems to be significantly better when compared with    or 
         due to the lower thermal impedance of the substrate.95 For a given substrate 
conductivity, the channel temperature would be given by the dissipated power: 
                                                  (5-55) 
This effective temperature increase significantly degrades the electron mobility 
(promoted by phonon scattering). For a given saturation drain voltage, (in our case, 
simulations in figure 5-21 have been carried out at         ), the saturation drain 
current increases as the gate capacitance decreases, as suggested by eq. (5-21) and 
implicitly in eq.(5-45). The gate capacitance significantly decreases with insulator 
thickness, which in turns affects the value of the transconductance peak. This is the 
reason why, according to this model, the    peak value differs so much between 
                         . 
Also presented is the simulation/experimental fitting data from section 5.3.1.77 It have 
included this experimental curve to benchmark the reference Schottky       , 
assuming the conservation of the electron mobility and the polarization fields when it is 
moved to a         approach. From this fit, it can theorize as to what the effect 
would be of varying the gate insulator and the substrate. The accuracy of the most 
simplified approach may be questionable in some cases, (we have discussed briefly 
before the      variation due to the passivation of surface states reported by several 
authors), but it still could bring a qualitative insight into the effect of different insulators 
on the          of the     . As also stressed before, the accuracy of the method 
can be easily improved introducing a few experimental correction factors in eq. (5-10) 
and eq. (5-13) once it is know if there is a variation (               ) in the 
     and/or   . We have used the simplified     equations given in reference68 for 
theoretically computing the effect of the self-heating for a given substrate thickness. For 
  , the fit does not match directly the experimental values since the     does not take 
into account the additional thermal boundary resistance. We may use again a correction 
factor of               ,    being    . For our reference       the        
nucleation layers were formed by       of    ,        of     and        of     
grown at     . These nucleation layers are used to overcome the formation of cracks, 
which are due to the large difference in the thermal expansion coefficient between     
and     Then, a            (    ) buffer layer was grown at     , followed by the 
active layers. This correction factor value would be again sample dependent.  
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5.5.                EXPERIMENTAL  
In this thesis three gate architectures have been investigated (figure 5-22). The basic 
     has been described in the previous chapters. A modification of the basic      
consists in introducing a thin dielectric between the gate-source and the gate-drain pads. 
This device is known as passivated      or       .  
A way to further reduce the gate leakage current is the introduction of a thin dielectric 
between the gate metal and the     surface in an approach known as metal insulated 
gate  (        ) . The effect of introducing (or not) this dielectric has been 
theoretically studied by physical-based modeling in section 5.3 and 5.4. This sections 
present the experimental results from a different set of     ,        and    
     devices.  
Although partially passivated, the core of a        device is in practice a converted 
Schottky gate device. Figure 5-23 (a) and (b) shown the transfer curves characteristic of 
a                 with             gate oxide and for the Schottky gate 
       with gate leakage current of           (        ) .The     
     gate current was effectively reduced one order of magnitude. 
 
Figure 5-22. Attending to the gate engineering, three different type of devices had been fabricated 
                       . 
As pointed out in the previous section,      has recently been demonstrated as a very 
promising gate dielectric candidate and passivation for           high-power    
and high-voltage switches. Transistors with      gate insulator have already exhibited 
minimal current slump, low    , high-breakdown voltage, and ultra-low leakage 
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currents.9,19,20,21 In the frame work of the ON semiconductor project, it had been analyzed 
the effect of introducing a thin      gate dielectric on the electrical performance of the 
     at the wafer scale. For gate engineering, two different types of     ,     and 
    , have been fabricated as commented in the fabrication process section. Both a 
Schottky gate       passivated        and a thin      based         were 
fabricated on two different        state-of-the-art commercial                 
wafers. It is well-known that      has many desirable properties, such as a relatively 
large bandgap (       ) or a        dielectric constant (   ) which make this gate 
insulator very effective in realizing      devices with a large transconductance while 
keeping the gate leakage current low.9 As shown in figure 5-23, the introduction of the 
thin      based    approach results in a remarkably small     shift (see figure 5-16 
and figure 5-24) and transconductance reduction, but in an improved gate stability under 
positive gate bias stress. In addition, no hysteresis is observed after subsequent     
stress test at    (figure 5-25).  
 
Figure 5-23. (a)                 gate dielectric comparison with       gate oxide 
(     ).               with ultra thin gate dielectric     (few nanometers). Typical (b) 
                  transfer curves                showing the reduced          
gate current. (c)  –  forward curve and (d)    comparison extracted from the derivative of the 
transconductance curve. 




Figure 5-24. Saturation drain and gate current for pinch-off/positive gate bias. The         
gate architecture allows extending the positive gate bias range before relevant gate current 
injection. At         and    , the on-state current is   % and     higher compared to 
       , respectively. 
 
Figure 5-25.        and                 after subsequent transconductance stress 
on/off showing no hysteresis. Note the very low gate leakage current for the            . 
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When full-wafer maps are carried out (figure 5-26) this threshold shift can be quantified 
as small as            . The average     obtained for the sensible population of 
devices was                and                for the        and 
        , respectively. 
However at the lower gate bias, the        leakage was significantly higher than the 
one from the        . To explore the origin of the leakage at the low bias we 
have used two terminal wafer maps up to      . The gate–drain two terminal reverse 
current is presented in figure 5-27. The gate pad is negatively biased and drain was 
grounded. The  –   tests are then recorded for the        wafer and the value of the 
current at       is recorded in the plots.  
 
 
Figure 5-26.        wafer scale maps for the (top)        and (bottom)         where a 
remarkably homogeneous     was determined (            and              for the   
     and        , respectively). 
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Regarding extended positive gate bias operation, the thin      based     approach 
also results in improved gate stability under positive gate bias as shown in figure 5-28. 
The Schottky injection was mitigated when the thin insulator was introduced with a 
forward voltage drift of          for           . The extended positive gate bias 
stability is also evident when performing a full scale wafer map. The forward voltage 
drop at       was determined to be                and             for the 
       and         , respectively. Two terminals     suggest that a thin 
insulator prevents any Schottky injection for few positive volts  (    ) . These few 
positive volts of margin appear to be consistent with the fact that the dielectric 
breakdown field of      is           
 
 
Figure 5-27.        wafer scale maps for the 2-terminal gate-drain current. The mean current 
obtained for the         (             ) was significantly lower than for that obtained 
for the         (               ) . Questionable edge device were excluded for the 
calculation. 
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When the      tests are performed on the          surface, as described in 
section 5.2.2, the current at the nanoscale is also significantly suppressed as shown in 
figure 5-29. At    , there is no correlation between the topography and the     tip 
current being this current, of        (virtually negligible). Nevertheless, it was 
observed after intensive testing that if the bias is increased and a weak point within the 
insulator is located, then again the     current and topography would partially 
correlate in the same fashion as described in section 5.2.2.  
 
Figure 5-28. Comparison of the (a)           (b)         gate–drain current (   ) with 
the gate positively biased. The Schottky injection was mitigated when the thin insulator was 
introduced with a forward voltage drift of         for           . 
 
Figure 5-29.      scans of the          surface in the drain-gate spacing with (a) 
topography and (b) current map of surface taken with the      for the              scan; (c) 
Respective cross-sectional profiles along the solid lines marked at     . 
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5.6.             
Trapping phenomena represents a main limitation on           based devices. 
            test is a measurement for revealing the discrepancy between 
conventional    and pulsed analysis. Usually,             tests are based in to 
apply pulsed signal from specifics quiescent points to drive the devices to points of the 
    plane in order to recreate the             characteristic.  The current collapse, 
or also named dispersion, current compression, power slump, etc, is caused by deep 
traps in the material, especially by surface traps. It is measured as the discrepancy 
between the    and pulse measurements. We also investigate the effect of the gate 
insulator during             stress tests by using an            system. The 
pulse width is       and the pulse separation is       . In this case, different quiescent 
points were evaluated as shown in table 5-2. 
                                        
    [ ]             
    [ ]             
Table 5-2. The drain lag was evaluated with pulsed  –   measurements from different quiescent 
points. 
 
Figure 5-30.                            –   characteristics.         showed no 
current collapse at          . The drain lag was evaluated with pulsed  –   measurements from 
different quiescent points [       ] [    ]  [     ] [     ] and and [      ] and a pulse 
length of        Device characteristics were measured on test devices (         ).  
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Surface passivation technique using various dielectrics has been found to effectively 
relieve the current collapse issue by reducing the density of surface states. In this sense, 
the             characteristics of the         for current collapse assessment 
are presented in figure 5-30.  
A thin      layer was very effective in reducing the current collapse when compared 
to the       , suggesting an effective passivation of surface traps.9,19,96 Gate and 
drain leakage currents as well as          –   trapping were significantly improved 
with the         architecture with almost no trade-off to the         .  
5.7. TRAPS CHARACTERISTICS     
Heterojunction device-based                have already demonstrated 
outstanding performances on high-power and high-frequency applications.1,97  
  
Figure 5-31. Cross-sectional view of the (a)      and (b)         . High-frequency 
(       )  gate-drain     for (c) the      and (d) the         . Gate biases (   
      ) were selected for the conductance       investigation. 
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The unique combination of the high-breakdown field, the high-mobility of the     , 
and high-temperature of operation has attracted enormous interest from academia and 
from industry.  
Since the technology is still in its infancy, the long term reliability of the devices 
remains an open issue. It is well known that the hetero-structure contains surface states, 
deep traps levels, and traps at the hetero-interfaces that can drastically deteriorate the 
device robustness. Several approaches have been used to investigate the trap profile and 
to estimate the trap density by means of spectroscopy,23 transient,24 and steady-state 
electrical  methods,25-33 in particular, the investigation into the gate admittance varying 
with frequency.28-33 This last approach is analogous to the well-known conductance 
method (first proposed by Nicollian and Goetzberger34 in     ) for    structures. In 
this work, using the frequency dependent conductance analysis, we map the parallel 
conductance    gate bias/frequency and further analyze the      and      traps as a 
function of the Fermi level for different gate architectures (Schottky and   ). Besides, 
the variance in the band bending for fresh and stressed devices is determined. 
Two                     gate architectures (figure 5-31 (a) and (b)) were 
investigated, samples     and    , a Schottky gate (    ) and a    gated       
(        ) respectively. Both fabrication details are explained in            . 
       
Figure 5-32. Reference     and         parallel conductance maps as a function of the 
gate bias and the frequency. Note the larger values of    ⁄  (       ) for the     device. The 
peak value of    ⁄  increases with     presenting two peaks which correspond to      and      
gate traps. 
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It is well known that the passivation of the surface states with dielectric layers results in 
a reduction of interface traps.31,82 This correlates well with the fact that         
devices are reported to greatly mitigate the current collapse effect as well as reducing 
the gate leakage current. These facts make the          gate architecture more 
adequate for power switching applications. The mitigation of the conductance peaks 
(related with electron trapping at the interfaces) has been effectively corroborated for 
the         architecture as shown in figure 5-32.  
     gate-drain (gate area          ) capacitance voltage (figure 5-31 (c) and (d)) 
and conductance voltage (     )  measurements were performed (       to 
     ) at   . The amplitude of the ac signal was     . The conductance method is 
regarded as the most accurate and sensitive of the small-signal steady-state methods,60,98 
whereby small    variations in the gate voltage result in changes of the interface trap 
occupancy, and the resulting losses are detected. This energy loss is measured as an 
equivalent conductance (  ) . The parallel conductance    ⁄ maps shown in figure 
5-32 have been determined after          measurements with            
(      to      ) in the gate-drain voltage (   ) range of              for the 
     device and             ⁄   for the         (the     range is illustrated 
in figure 5-31 (c) and (d)). 
 
Figure 5-33. Experimental data (solid points) and fitting (solid lines) of 〈  〉  ⁄  vs frequency for the 
(a)     and (b)         peaks (for the selected gate biases of figure 5-31 (c) and (d)). All 
the     peaks (as well as              traps peaks) have been fitted with no band-
bending fluctuations (    ).              traps peaks exhibit non-negligible bandbending 
fluctuations (broadening). 
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The reduction of the conductance peak values (     in the scale) for the    gate (as 
well as a shift of the peak frequency) is clearly visible from the experimental maps. In 
any case, the      peak value always increases with increasing    . Assuming a 





     
    
  (      
 ) 
(5-56) 
Where   is the area,    is the trap state time constant, and       is the angular 
velocity. Eq. (5-56) has been used in previous works for extracting the     of      and 
     traps.29-33 Nevertheless, a significant error can be made in extracting interface trap 
level density and time constant from a measured      vs   ( ) curve if the interface 
trap time constant dispersion is not taken into account. As shown in the figure 5-33 (a), 
the band bending fluctuations may be ignored for the Schottky gate      device at the 
first instance (all the      curves were fitted using the      model). This is also the 
case of         device      traps. 
However, the               traps (figure 5-33 (b)) could present significantly 
broadening of the      peaks. A distribution of band bending over the interfacial plane 
caused by a random distribution of discrete charge in the interface is usually used to 
explain the experimental time constant dispersion. A time constant dispersion broadens 
the      vs   ( )  curve, reduces the peak height for the same value of    , and 
increases the value of     at which the curve peaks. Assuming a continuous 
distribution of interface traps within the semiconductor bandgap and with band-
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(5-57) 
The most common distribution characterized by only its mean and variance is the 
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(5-58) 
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Where    is the standard deviation of the band-bending and      . The procedure to 
determine    is to measure the amplitude of change of this curve either between the 
points    (peak frequency) and    ⁄  or between    and        (typically       or 
   ). Once experimentally determined the ratio of [〈  〉  ⁄ ]   [
〈  〉  ⁄ ]  
⁄  this 
value is interpolated into the previously computed plot of [〈  〉  ⁄ ]   [
〈  〉  ⁄ ]  
⁄  vs 
  , for a given   and   (typically      ). Once    has been determined, the interface 
state density,    , may be evaluated numerically by integrating eq.(5-58) at     , with 
(〈  〉  ⁄ )  
. The condition    [(〈  〉  ⁄ )  ]⁄  is used to determine    and then:
98  
∫    ( 
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(5-59) 
 
Figure 5-34. Fermi level position relative to the position of the      quantum well first sub-band 
(     )     the gate-drain bias (   )  for the (a)      and (b)         . (c)      
interface trap density vs the Fermi level determined from the conductance method with no band-
bending fluctuations. (d)         interface trap density    the Fermi level determined from 
the conductance method with band-bending fluctuations for the fast traps. (e) Characteristic trap 
time constant vs       for the different conductance peaks. 
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Solving eq.(5-59) numerically (for example, using the Newton-Raphson algorithm) 
yields    as a function of   . Then, from the relation        , the interface trap level 
time constant can be extracted.    is a measure of the width of the experimental      
     ( ) . If those curves are narrow, band-bending fluctuations can be neglected 
(    ) and then 〈  〉  ⁄  reduces to eq.(5-56). 
The experimental values of   ,    , and    are shown in figure 5-34 and figure 5-35. 
The  -scale (     ) is the relative voltage Fermi level position relative to the position 
of the      quantum well first sub-band from the on-set of the      formation.  
We have used the approximation given by Khandelwal et al.99 for the numerical 
computation of Fermi level position as: 
      
   (     )    ( 
        )
  ⁄




Where       ⁄  is the thermal energy,             is the normalized gate 
voltage respect to the threshold voltage (   ),       (   )⁄  where     is the gate-
drain capacitance,   and    are numerical constants from literature.99 The position of the 
first sub-band    can be computed from the      sheet density (  ) as        
  ⁄  . 
Solving the Schrödinger equation    is related to    by the well-known expression    
      (      ). We assume zero current flow through the hetero-layers under all 
static bias, i.e., the semiconductor always remain in equilibrium independent of the    . 
A bias applied to the gate causes potential drops and conduction (and valence) band 
bending interior to the structure. In the case of the        , the gate capacitance 
(    )  is coupled with the insulator capacitance (    )  as 
            (         )⁄ . The insulator capacitance depends on the       
dielectric constant and thickness ( )  as         ⁄ . Computed       vs     are 
presented in figure 5-34 (a) and (b) for the      and        , respectively. The 
   for the      and          as a function of the relative position of    is 
presented in figure 5-34 (c) and (d). For the gate biases closest to the    ,      traps 
(         ) and      traps (          ) were revealed (figure 5-34 (e)) for both the 
     and         devices, the band-bending being irrelevant in either case. 




Figure 5-35. (a) Comparison of the conductance      traps peaks before           ⁄  and after 
stress           ⁄  for a         (                         ). (b) Fresh and 
stressed         variance of the band bending for different Fermi level energies. 
However,    is progressively reduced for larger gate biases (particularly for the     ) 
up to     . The density of the      traps is significantly lower for the     
    (           
                   ) when compared with the 
     (           
                   ), in agreement with the current view 
that (a number of) these traps are surface related, and that the    structure effectively 
passivates the traps. As gate voltage increases, the conductance peaks are shifted in 
frequency, and the      peak value increases.  
All the           trap      peaks can also be closely fitted by the trap time constant 
model (    )with (                              ) . However, the band 
bending fluctuations shown in figure 5-35 would indicate the presence of additional 
longer-range fluctuations in the interfacial charge (and insulator charge) for the 
        . When     , one can think of traps randomly situated but with a short 
range variation from one another on the interfacial plane (and closely spaced in energy 
distributed through the entire bandgap). Larger values of    (as shown in figure 5-35 (b) 
up to           ) would suggest longer-wavelength interfacial charge 
nonuniformities. The depletion width would be effectively modulated (which is known 
as the parallel array model)100 and the gate area capacitor can be divided into patches. In 
each patch, the depletion layer width would be nearly uniform, responding only to 
spatial variations of interface charge that extend over comparable distances to that 




to the       buffer,101 and it can be suggested that the wavelength of the   -related 
traps will be several tens of nanometers. Any         thin gate dielectric layer is 
prone to degrade easily during low to moderate stress tests. This is particularly true 
when the gate is positively biased (hot carrier injection) during      operation, or 
when a current (even a small current) is forced to flow through the gate dielectric. 
Stressed       are reported to have increased trap densities.28 In this experiment, the 
         device was degraded by performing subsequent transfers (       ) 
from           up to      at intervals of       . It was observed that the stress-
induced additional states (figure 5-35 (a)) could present significantly broader peaks. The 
broader conductance peaks and the larger band bending fluctuations (            ) 
would indicate the presence of additional longer-range fluctuations in the interfacial 
charge (and insulator charge) that would suggest longer-wavelength interfacial charge 
nonuniformities. 
5.8. SUMMARY 
In this chapter the fundamentals of the               gate contact have been 
reviewed. As it occurs with the most of the electronic switches, the gate stack is maybe 
the critical part of the device in terms of performance and longtime reliability. This 
chapter is devoted to the investigation of how the gate (composition, materials, defects 
and others) affects the overall      behaviour by means of advanced characterization 
and modeling.      
First, the nanoscale features of a typical Schottky contact to an               
have been investigated in detail by means of the      technique. The          
              surface is composed of mounds, in the form of a truncated 
elliptical parabola corresponding to the morphological pattern. This complex 
relationship is attributed to the inhomogeneous distribution of threading dislocations 
(with a density of         ) formed during the double spiral                 of 
growth and the fact of analyzing the vertical current. The mound size distribution is 
fairly uniform with, on average, a base of        and a height of       (peak to valley 
distance). At the nanoscale, depressions in the topography appear to partially correlate 
with the current peaks in the current map. Conductive areas represented just    of the 
measured area. However, the current density of the conductive areas has been calculated 
to be as high as         . However, neither all the depressions exhibit large local 
CHAPTER 5:               GATE CONTACT 
136 
 
leakage nor all the mounds are immune to some current spike. Besides, when the tip is 
biased at      and     , it seems to correlate with the macroscopic          tests 
of the vertical Schottky gate produced values of           and           fitted 
with      –        (         ) and       –         tunneling (     
    ), respectively, which, in turn, would be threading dislocation and/or nanopipe 
assisted conduction mechanism, respectively. A thin dielectric can effectively mitigate 
this leakage current also at the nanoscale. This concept has been further elaborated in 
the next section. 
A thin insulator is often introduced between the gate metal and the       barrier layer 
resulting in a device known as a         , which significantly suppresses gate 
leakage. It is also well known that a thin gate dielectric has a beneficial effect on the 
reliability of a transistor, the mitigation against current collapse being one such effect. 
Therefore, the         concept has been intensively investigated in this chapter.    
First, it has been presented a compact set of analytical closed-form expressions for the 
numerical computation of the drain current, the transfer current and the 
transconductance of               . The    temperature dependence as       
was apparently not in agreement with the one expected from the polar-optical phonon 
dependence. To further investigate this, a closed-form analytical expression (based on 
the      channel physical modeling) for the intrinsic and extrinsic transconductance of 
               was proposed. The model includes access resistance and self-
heating effects. The simulation values reproduce reasonably well the experimental 
values using meaningful physical parameters.  
Afterwards, the impact of introducing a thin gate dielectric in these devices has been 
investigated; by modifying the previous model this being the basis of a         
device. It have been numerically investigated the drain current, saturation current and 
transconductance properties of a         using     ,      ,       and      as 
gate insulators. It has been also evaluated again the effect of the source and/or the 
source-drain series resistance along with self-heating. The simulation results explain 
reasonably well the general experimental set of results: The          (when 
compared to an identical     ) presents the same on-resistance (at        ), higher 




transconductance. For a given         increases as the gate capacitance decreases. Gate 
capacitance decreases with insulator thickness and/or with lower dielectric constant 
which, in turn, has an impact on the     and the         peak for the different insulators 
(in our case     ,      ,       and     ). The model also suggests that self-heating 
has a relevant role in reducing the saturation          current. The thermal 
impedance (   ) of the substrate (   ,    or         ) has a strong influence on both 
        and         depends on the substrate thermal conductivity and thermal boundary 
resistances, elevating the channel temperature to an effective temperature. This effective 
temperature increase significantly degrades the electron mobility (promoted by phonon 
scattering) and hence,         and   . As the    gate capacitance provokes an increase 
of    , the    would be further reduced for a         for a given     (i.e., larger 
dissipated power increasing the channel effective temperature for a given saturation 
drain voltage). 
From an experimental standpoint, several          and Schottky gate       
have been comparatively studied under bias and temperature stress conditions. Several 
test, as   ,             and        stress tests for a stable           
                                    compatible technology was 
presented. The thin      layer is very effective in reducing the current collapse when 
compared to the       , suggesting an effective passivation of surface traps. The 
introduction of the thin      only caused a small     drift to negative values while 
other forward characteristics (               ) only exhibit minor changes. It has been 
verified that the introduction of the thin insulator had a marked beneficial role in 
reducing the gate leakage current all over the wafer. The thin      based 
    approach also resulted in improved gate stability under positive gate bias. The 
Schottky injection was mitigated when the thin insulator was introduced.  
Finally, the gate trap properties of      and a         have been analyzed by 
means of the     vs   techniques (conductance analysis). The effect of low-moderate 
    gate stress is also analyzed.    ,   , and    have been investigated for a large range 
of gate biases for      and      traps. The density of the      traps is significantly 
lower for the          (                              ) when 
compared with the      (                              ). All the      
     trap      peaks can also be closely fitted considering      (              
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                ). However, non-negligible peak broadening would indicate the 
presence of longer-range fluctuations in the interfacial charge (and insulator charge) for 
the              traps. Additional gate stress appears to have a notable effect on 
the fast trap profile of the   , not only in the     value (which is slightly increased), 
but in the increase of    up to              . This large value of    would suggest the 
presence of additional larger-wavelength defective sites after the stress. 
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Chapter 6  
AlGaN/GaN HEMT  
high-voltage and  
high-temperature  
6. ALGAN/GAN HEMT HIGH-VOLTAGE AND HIGH-
TEMPERATURE 
6.1. INTRODUCTION  
The                presents excellent proprieties as potential power switch 
device for high-voltage, high-frequency and        applications.          have 
attracted great attention due to their low gate charge and reverse recovery charge, a low 
       and high   .1-3 From a device engineer point of view, low       gate charge 
(  ) and drain and gate leakage currents together with a high-manufacturing yield are 
required.  
In the first section of this chapter we will present a summary of the main results from 
the fabricated power       in the framework of the industrial contract with ON 
semiconductor. The fabricated devices were close to the state-of-the-art taking into 
account their power device figure-of-merit (         ⁄ ). This trade-off figure has been 
presented for our          and has been compared with other similar devices from 
the literature.  
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The second part of this chapter is devoted to the analysis of which is the effect of the 
elevated temperature on a      device. Uncooled electronics is the typical niche 
application for power           A key advantage of     power devices over 
traditional    devices is the        of operation. Traditional    devices cannot 
operate at temperatures higher than       while     power devices can work 
correctly at much higher temperature than      (this temperature limit is actually due 
to the packaging rather than the device itself which is able to work at much higher 
temperatures). The     of the semiconductor enables the operation at elevated 
temperatures without suffering intrinsic inter-band conduction. This opens the door to 
uncooled converters to be implemented in more efficient, lighter and eco-friendly 
systems.4 How the elevated temperature impacts on the performance of a     solid-
state device is therefore a critical issue. Several authors5-8 have addressed this topic with 
some degree of detail. One can assume that, as the temperature increases, the electron 
mobility decreases due to several carrier scattering unavoidable effects and, in 
particular, due to the polar-optical phonons.9 The temperature dependence of this 
degradation would directly depend on the effective temperature in the      channel. In 
addition, the effective temperature on the channel may be significantly higher due to the 
self-heating.10,11  
Therefore, as the temperature increases, the          and           currents of 
          heterojunction transistors are degraded. In the last section it will be 
presented the impact of the different substrates (  ,          and       ) on the 
forward and the reverse leakage currents (gate, drain and bulk). In addition, preliminary 
assessment of the device           reliability has been performed at elevated 
temperatures up to       
6.2. HIGH-VOLTAGE POWER     
The main results out of the ON semiconductor project will be presented in this section. 
Device were made at     during          . The characterization was, (for the 
          devices designed for high-voltage), by means of    wafer mappings, 
reverse and breakdown voltage in             and        stress. Two batches of 
                   gated       devices were fabricated     using a thin 
        (deposited in the     clean room) and      thin in-situ grown       (from 
the vendor) as a gate insulator on        wafers.  
HIGH-VOLTAGE POWER      
149 
 
Here we only present the main results of the project but a large amount of work has 
been performed for the optimization of the Ohmic and Schottky contact. My role in the 
project was mainly the characterization of the wafers.  
Full        wafer scan mapping in terms of       ,   ,    ,         and         (    at 
       and the forward and reverse measurements in large       will be presented. 
Finally, gate stability under large positive gate bias have been investigated to know the 
device gate degradation. The wafer-level analysis was investigated with     test 
devices across the        wafer with a               for             respectively. 
The device  was        in all cases.  
6.2.1. THIN                  POWER         
6.2.1.1.    CHARACTERIZATION            
When compared to the Schottky gate solution in the same wafer, gate and drain leakage 
currents were significantly improved with the         architecture, (thin      as 
the gate insulator); with almost no trade-off to the         . Figure 6-1 shows 
         results for thin              sample       . The gate and drain 
leakage currents were significant lower than         . The threshold voltage was 
around        and the relation on/off is of more of   orders of magnitude. The 
transconductance peak         is in the order of           
 
Figure 6-1. Typical             (a) transfer curve showing the reduced gate and drain 
currents. (b)     forward curve and (c) transconductance comparison extracted from the 
derivative of the transfer curve.  
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6.2.1.2.    CHARACTERIZATION             
The    reverse characterization was carried out using a             to avoid arcing in 
air (figure 6-2). The maximum breakdown voltage achieved was      . The fabrication 
process was stable with a high-number of devices with          for     over 
     .12  
 
Figure 6-2.             gate and drain (    and     ) reverse characteristics for different 
gate–drain spacings. The breakdown voltage value approaches       for          . 
6.2.1.3. HIGH-CURRENT      
As presented in the            , ideally the            fabrication process 
should be          . In particular the Ohmic contacts should be        . 
As shown in figure 6-3 (a),         large area                yield more 
than     , with an on-resistance of      for        . A thicker second metal level 
was deposited on top of the         Ohmic contacts to achieve a current of several 
amperes. Figure 6-3 (b) presents the reverse characteristics showing leakage currents 
below         up to      . 
 




Figure 6-3.              (a) Output   characteristics of a large area               
and (b) Reverse characteristics of the device showing leakage currents below         up 
to      .  
6.2.1.4. POSITIVE GATE BIAS 
In addition, positive gate-source voltage study has been analyzed in terms to investigate 
how the gate leakage current affects the normal transistor operation. As shown in figure 
6-4 (a), in that case “normal operation” was achieved to, say          . From this 
value, it is evident the effect of the leakage current on the         characteristic.  
 
Figure 6-4.             for positive                  (a) drain source current vs drain 
source voltage and (b) gate source current vs drain source voltage.  
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It was observed in figure 6-4 (b), a strong degradation effect for large positive gate 
voltages (gate breakdown). This was observed for           . In figure 6-5 after 
transconductance curve for “large”      that Schottky gate injection occurs depending 
on    .  
 
Figure 6-5.             up to                     drain             
6.2.1.5.        WAFER MAPPING 
For the             , extensive    forward characterization was performed at 
       wafer scale, in terms of             two terminals      Figure 6-6 presents the 
       mapping which the mean value is around                 
 
Figure 6-6.              wafer map for        at         with          for           . 
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When full-wafer maps are carried out (figure 6-7) this threshold shift can be quantified 
as small as           . 
 
Figure 6-7.               wafer scale map for the remarkably homogeneous     was 
determined            . 
 
Figure 6-8.             wafer scale map for the 2-terminal gate-drain current. The mean 
current obtained is              .  
To further analyze the leakage of the low bias we have used two terminal wafer map up 
to      . The gate-drain two terminal reverse current is presented in figure 6-8. Then, 
the introduction of the thin insulator has a marked of beneficial role in reducing the gate 
leakage current all over the wafer.  
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6.2.2. THIN IN-SITU GROWN       POWER               
In-situ       deposition on               structures was recently shown to be 
feasible and advantageous mainly due to reduced       relaxation, increased     
improved Ohmic contacts and surface protection during processing.13-16 
For in-situ                (sample    ), focus had been put on the device 
reproducibility where        wafer-scale    parametric mapping revealed minimal 
dispersion and remarkable stability of the          electrical parameters across 
the wafer. The       isolated gate also allows operation at larger positive gate bias 
voltages and hence, reduces the on-resistance and increases the saturation current.  
6.2.2.1.    CHARACTERIZATION            
Figure 6-9 shows          results for in-situ              . For the gate and 
drain leakage currents are significant lower than          . The threshold voltage is 
around        and the relation on/off is of more of   orders of magnitude. The 
transconductance peak         is in the order of          
 
Figure 6-9. Typical in-situ               (a) transfer curve showing the reduced gate and 
drain currents. (b)     forward curve and (c) transconductance comparison extracted from the 
derivative of the transfer curve.  
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6.2.2.2.    CHARACTERIZATION             
As shown in figure 6-10, the typical drain/gate reverse current characteristic showed a 
saturation of the breakdown voltage for                         and    
      for gate-drain distance of         . The drain and gate leakage current was 
below         at      . 
 
Figure 6-10. In-situ               typical drain/gate current reverse characteristic showing 
the saturation of the breakdown voltage for           and          for gate-drain distance of 
        . Gate and drain leakage current is maintained in any case below         at     
     .  
The extracted specific on-resistance was found to be very stable across the wafer with 
                   
  at        . We believe that the relatively large value of 
the specific on-resistance is linked with the      compatible           technology. 
6.2.2.3. HIGH-CURRENT      
In spite of this slightly large value of the                  large area       
exhibited a large          forward current as shown in figure 6-11 (a). The      
     contact solution did not affect the leakage current behavior where it was found to 
be remarkably low, less than         up to       as shown in figure 6-11 (b). 
 




Figure 6-11. In-situ               (a) Output    characteristics of a large area       
                . A thicker second metal level was deposited on top of the           
Ohmic contacts. (b) Reverse characteristics (substrate floating) of the device showing leakage 
currents below         up to      .  
6.2.2.4. POSITIVE GATE BIAS 
The thin in-situ deposited                approach also results in improved gate 
stability under large positive gate bias. The Schottky injection is mitigated when the 
thin insulator is introduced, with negligible gate-source current flow with a forward 
    sweep up to        . As shown in figure 6-12, irreversible device degradation 
(gate dielectric damage) was observed to occur at            . Both the saturation 
current and specific on-resistance are significantly enhanced when they are measured at 
a large positive gate bias. At         the       value drops to            
        (wafer maps are presented in the next section). In the same sense, the 
maximum saturation current (which was found to be very uniform across a wafer with 
                    measured at        ) increased significantly to         
            at        .  




Figure 6-12. In-situ               (a) Typical forward     drain-source current for gate 
bias up to          . (b) Gate-source current during the same bias. It was observed negligible 
gate current up to          and the device gate degradation was observed at          .  
6.2.2.5.        WAFER MAPPING 
For the in-situ               , extensive    forward characterization was 
performed at wafer scale, in terms of             reverse-biased gate and drain reverse 
currents at            Figure 6-13 presents the        mapping which the mean value 
around               
 
Figure 6-13. In-situ               wafer mapping for        at        .        has been 
determined by means of         curve for       . The mean value and the dispersion was 
determined from the data statics to be                   .  




Figure 6-14. In-situ               wafer mapping for     has been determined by means of 
extract the gate voltage that corresponds to                     of the         curve. The 
dispersion is remarkably low. 
When full wafer transfer curve maps were produced the threshold voltage value was 
found to be very homogeneous across the full wafer (figure 6-14). The average obtained 
for the population of devices was                 Again, this indicated the good 
homogeneity of the epitaxial material with in-situ       deposition.  
The introduction of the thin insulator has a marked beneficial role in reducing the gate 
and drain leakage currents all over the wafer. Figure 6-15 and figure 6-16 present the 
wafer maps of the reverse-biased gate and drain reverse currents at          . 
The yield of devices exhibiting currents lower than         at            was as 
high as    . The drain leakage current was in the range of            . In the 
same sense the reverse gate current wafer map showed a yield of     for yield criteria 
of             at          . The gate leakage current for these devices was in 
the range of            . It is worth noting that only six devices on the wafer 
periphery exhibited a high-gate leakage current which is an indication of the 
homogeneity of the in-situ       passivation and the process uniformity. 





Figure 6-15. In-situ               wafer mapping for reverse drain current             
with             and          measured at          . The yield of devices at     
      with leakage currents lower than         was as high as    . The drain leakage current 
for these devices was in the range of           .  
 
Figure 6-16. In-situ                wafer mapping for reverse-bias gate current      
       with             and          measured at           . The yield at     
        at           in this case is    . The gate leakage current for these devices was in the 
range of           . Only six devices on the wafer periphery exhibited a high-gate leakage 
current which is an indication of the homogeneity and robustness of the in-situ       passivation.  
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6.3. TRADE OFF            
The remarkable material proprieties of     and    , such as    and high-critical 
electric field, make these semiconductors and (their alloys) very interesting for the basis 
of a new generation of more efficient power devices. Besides, a large conduction band 
discontinuity together with the presence of polarizations fields on     based 
heterojunctions allow a large      concentration to be confined. This results in 
      offering a virtually unbeatable specific on-resistance    breakdown voltage 
trade-off.1,2,17-19 
The figure of merit       that measures the performance of a power device is the 
product of      and gate charge at a given breakdown voltage. The        is defined as 
the product of the on-resistance and the area of the device           .     from 
Baliga20        for a vertical device structure with a uniform doping profile that 
defines the intrinsic limit of a power semiconductor expressed by:  
  
 
      
 
         
 
 
  [    ⁄ ] 
(6-1) 
Where    is the electron mobility and       is the critical electrical breakdown electric 
field. The        , as a lateral device, has different properties: the conductive 
channel is a two-dimensional charge, and this      is not related to any doping in the 




      
         (     
    
 )  [    ⁄ ] 
(6-2) 
Where   is a constant with a unit of  [   ⁄ ] and    is the polarization field in the 
     . The specific on-resistance of          is about    times lower than that of 
    devices for the same breakdown voltage, that is to say, the power device     is    
times larger.21 Figure 6-17 show the semiconductor limits explained above and the most 
recently literature and our obtained results. 




Figure 6-17. Fabricated     ,       and hybrid          based in           , 
on          and on     in terms of              from recently literature and our obtained results. 
The fabrication process was shown to be stable with a large number of devices showing 
excellent          characteristics and breakdown voltages          for gate-drain 
length over           . The specific on-resistance is extracted at         . The 
Ohmic contact area was included in the device pitch calculation and pads areas were 
excluded from the device area calculation.  
The fact of having lager        for the      devices are due to several reasons:     the 
higher     of the      for the first vendor and      the high    when the      is being 
removed from the contact area.      is in fact difficult to remove from the contact area 
this being a possible reason of the higher contact resistance due to the persistence of 
ultra-thin      beneath the Ohmic stack.   
Figure 6-17 shows the specific on-resistance vs breakdown voltage state-of-the-art 
comparison. Figure 6-18 presents a comparison of         fabrication with a 
     compatible           process. 




Figure 6-18. Fabricated       based in           in terms of              from recently 
literature results. (No-     lines and           process results.) 
There, two main results have been included as a main reference for our          
     devices, Van Hove et al.22        and Liu et al.23                  Our 
results are in the state-of-the-art.     
6.4. HIGH TEMPERATURE BEHAVIOR 
As mentioned before,     power devices can work correctly at temperature higher than 
    . However, as the temperature increases the          and           
currents of           heterojunction transistors are, in general, severely degraded. 
Besides, the effective channel temperature (always higher than the bulk temperature due 
to the self-heating effect) also depends on how the different bulk materials dissipate the 
heat. In this section, it is exploratively presented the elevated temperature impact on the 
forward and the reverse leakage currents for analogous       grown on different 
substrates:   ,          and       . In this sense, it is necessary to evaluate the 
device performance at elevated temperatures (  –     ) to provide reliable transistors 
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for demanding applications. This includes the achievement of low leakage currents 
when the transistor is in           to minimize losses. In addition, it have been 
investigated the impact of the high-temperature on the reverse leakage currents         
and     of an                 
6.4.1.          
In this section, the bulk temperature impact is evaluated for three identical       
         grown on different commercial substrates. Three different substrates, as 
shown in figure 6-19, (   ,     and     respectively) namely   ,1         17 and 
      ,24,25 where an               has been defined.26,27 It had also been 
investigated the thermal impedance       of the different substrates layers to evaluate 
the          current reduction with temperature.  
Since the nitride substrates are still under development as well as being very expensive, 
commercial           devices are grown typically on               or    
substrates. Among these,     epilayers grown on    substrates offer a lower cost 
technology compared to the other substrates as well as allowing material growth on 
large diameter substrates up to      .1 Nevertheless, the growth of     layers on    
is still challenging and these precarious growth conditions result in        
       devices which are still vulnerable to parasitic currents. The high-temperature 
can accelerate this thermal degradation, as more carriers are thermally injected over the 
barriers particularly from the    substrate.  
 
Figure 6-19. Cross-sectional description of the fabricated      . 
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On the other hand,                 exhibits an interesting trade-off between the 
currently expensive     substrates and    but with much better epitaxial matching, as 
well as a naturally insulating substrate.17,28   
In any case, a high-quality      was formed in the           heterojunction. The 
     the    and the    were obtained via      measurements. Table 6-1 summarizes the 
main      parameters. 
                   [   ⁄ ]    [  
  ]    [  
   ⁄ ] 
                     
                           
                         
Table 6-1. Summary of obtained results.  
The temperature has a well know detrimental effect on the carrier mobility, as several 
scattering phenomena (in particular those related with phonons) increase with the 
temperature.9 This, in turn, implies a reduction of the          current of the device 
with temperature as shown in figure 6-20 and figure 6-21. Also well-known is the 
strongest temperature dependence of the                  due to the       
substrate lower thermal conductivity10 (figure 6-20 (b)).  
 
Figure 6-20.               forward drain current vs drain voltage (at        ) at varying 
temperatures for the     transistor, (a) on   , (b) on         , and (c) on       . 
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The temperature coefficient (figure 6-22) is an effective way of describing the 
temperature impact on the main parameters of the transistor, such as the on-
resistance                , the saturation current                         or the 
maximum transconductance                    6-8 In the temperature range of 
typical applications    –      , the simple power law approximation appears to be 
sufficiently accurate. In this temperature range, the    is generally considered as 
virtually temperature independent.9 
 
Figure 6-21.               saturation drain transconductance  vs gate voltage (at     
    ) at varying temperatures for the      transistor, (a) on   , (b) on         , and (c) on 
      . 
This is due to the weak dependence of the polarization fields on the temperature, which 
results in an exceptional stability of the      threshold voltage with temperature 
(figure 6-22 (d)). The typical temperature coefficients     obtained for the three types 
of       are present in table 6-2. 
                         (       )  (     )  
                    
                          
                        
Table 6-2. Summary of obtained temperature coefficients.  




Figure 6-22.      forward current temperature dependence for (a) on-resistance, (b) saturation 
current and (c) maximum transconductance. From these temperature dependences, the 
temperature coefficient      can be evaluated. (d) Temperature stability of the threshold voltage. 
The    and        coefficients appear to be somehow similar. Nevertheless, it was 
determined a slightly better temperature behavior (more stable with temperature) for the 
              .  
The temperature coefficient values are in agreement with previously reported   for 
           6-8 and                 .29 However, it is worth mentioning 
that Tan et al.6 have reported remarkably smaller        –      when the channel 
length is reduced to the submicronic scale. In our case the channel lengths were    
      . The excellent threshold stability has also been reported to be lineal with 
reduced interfacial trapping phenomena.29  
In contrast, the temperature coefficients of             are only very scarcely 
reported. Our results seem to indicate that, effectively, the     bulk exhibits better 
thermal conductivity than    and/or the absence of thermal boundaries between different 
epilayers significantly favors the heat dissipation. 
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For further investigating this, we have adapted a dc method30 for the estimation of the 
     thermal impedance. This method is based on the fact that the    output 
characteristics may show a substantial drop in the saturation current (with increased 
drain voltage) and a negative differential resistance may appear           . Due to the 
high-level of power handled by the     , self-heating effects may become very 
relevant. Basically, the self-heating increases the channel temperature to an effective 
temperature      .10 This effective temperature depends on the dissipated power, the 
thermal resistance     and the substrate temperature,      as: 
                        (6-3) 
 
Figure 6-23. (a)                     forward current           where the definition 
of          is shown. (b)          dependence with the substrate temperature. (c) Computed channel 
temperature vs      from the          vs      dependence. 
Figure 6-23 (a) illustrates how the               is defined.               would be the 
extrapolation of the saturation drain current at         and          is defined as 
                      (    )               . The red curve of figure 6-23 (a) is an 
idealization of the forward         without taking into account self-heating effects, 
parasitic contact or drain/source resistances, leakage through the substrate, variation of 
the saturation drift velocity        8,30 and any variation of the threshold voltage       . 
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If it is assumed power laws for         ,                           , we can rewrite 
         as                          (           ) yielding: 
     (    





Where                        ⁄  or as a function of the      at    ,    
  
  ⁄
(                          ⁄ )            and hence: 
    
  
 
              
(
         




Thermal resistances of                on different substrates (  ,         , 
   ,     and diamond) have already been investigated.31-33 In particular, this topic has 
been investigated for the                      which is the most accepted 
substrate for    applications (due its higher thermal conductivity  ). A number of 
experimental techniques (including         , photocurrent or scanning thermal 
microscopy) have been utilized to measure the channel temperature.34-36 Besides, finite 
difference simulations and analytical models have also been widely used to investigate 
the nature of heat flow within the      heterostructure.37,38 Both, experimental and 
simulation approaches, have indicated that the materials with better   are the superior 
choice, due its improved heat dissipation.  
However, there is a significant discrepancy of the values given for     in the literature. 
Defective substrate dislocations (in particular for        or diamond), the presence 
of nucleation layers, different active layer composition (    cap,       thickness and 
   content,     buffer doping and thickness) the different device layout (channel 
length, number of fingers and others), access or contact resistances may play a role. 
These differences make the comparison somewhat confusing. In particular, nucleation 
layers are considered as essential to accommodate the lattice mismatch between     
and the substrate. This would give rise to an additional thermal boundary resistance 
      when heat is conducted across the heterostructure.39-42 It have been used virtually 
identical active layers (    buffer,       barrier and     cap), processing (identical 
Ohmic metal, i.e., contact resistance and       gate metal) and device layout on the 
three substrates. Therefore, the differences on     would come solely from the substrate 
or nucleation layers. 
HIGH TEMPERATURE BEHAVIOR 
169 
 
For the computation of     is then required the determination of                   , 
and the corresponding         , for each bulk temperature   was determined for several 
drain-source saturation voltages as shown in figure 6-23 (b). The parameters for a 
computation the     model are summarized in table 6-3. 
                    [ ]          [     ⁄  ⁄ ]          
                  ⁄                    
                        ⁄                 
                     ⁄                 
Table 6-3. Summary of parameters to computation of   .  
Therefore, (as shown in figure 6-20), the negative differential resistance slope has a 
strong temperature dependence. For example,          decreases from          
      to                for sapphire              We choose for the 
evaluation of the thermal resistance a set of     values                       which 
dissipated power              was similar for the three substrates. The pitch of 
the      device (source-drain) is      (      for   ) and the device  is       .  
When compared with the literature, the values of      and     extracted with the    
method appear to be somehow underestimated, with the thermal resistance of the 
                     in the order of the state-of-the-art      on diamond.32 
One partial explanation (a part of the questionable accuracy of the method) is the fact of 
dealing with conventional single finger       with rather large length gates. Besides, 
parasitic resistances would significantly reduce the         value. However, as mentioned 
before,       are virtually identical on the three substrates and hence, this would 
affect in the same fashion the drain current, regardless the substrate. 
More interesting are the experimental     ratios among the different substrates. The 
thermal resistance of the device grown on    appears to be      times lower than on 
        , which perfectly fits with the previous literature.35 Normalizing     with 
respect to the        value (at   ), it was observed a factor of improvement of 
     and      compared to    and         , respectively. The effective temperature 
would depend mainly on the different   (substrate thermal conductivity) for a given 
power density and substrate thickness. The typical values of   for different substrates 
given in the literature are summarized in table 6-4.38 
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             [   ⁄ ] 
       
            
        
        
             
Table 6-4. Summary of typical values of k for different substrates.  
It is worth mentioning that, this value rises up to         for    , but the ultimate 
substrate is diamond, with the highest thermal conductivity of          among 
materials. Device oriented polycrystalline diamond k is typically     times33 that of 
   , though. Normalizing the theoretical k values again to    , it would give factor of 
improvements of           and                . Hence, the thermal behavior should 
be very similar for    and       , with the device on          being remarkably 
worse. Indeed, we observe the                  being the worst (but only to 
some extent) and the        being the most stable with  . In addition, there is a 
relevant difference between the thermal behavior of the device on        and   .  
We suggest that this important gap between    and        would come from the 
nucleation layer     depicted in figure 6-19 for   . It has been reported that optimized 
nucleation layers (          )39-42 can reduce the channel   up to     or even 
more.39 Other explanation would come from the fact that the     bulk thermal 
conductivity would be greater than what is currently generally accepted. Recently, it has 
been reported bulk     thermal conductivities larger than        43 (the theoretical 
value for k would be as high as         ),44 which suggests the        an 
interesting alternative to the excellent (but otherwise prohibitively expensive yet)     
substrates. In addition, the     additional resistance may be naturally mitigated. 
6.4.2.            
          power switches are expected to play a key role in uncooled electronics at 
elevated temperatures. Nevertheless, the implication of the elevated temperature in the 
          device performances is not completely understood. In this section, it had 
been explored the leakage thermal activation mechanisms taking place in analogous 
              grown on    and         . This comparison reveals interesting 
facts such as the strong temperature dependence of the drain current on/off ratio or the 
different thermal activation energy ranges for   , depending on temperature.  
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6.4.2.1. LEAKAGE CURRENT THERMAL ACTIVATION  
The thermal activation energy provides valuable information of how a device performs 
at high-temperature. The temperature on/off ratio of a power electronic switch, for 
example, is a critical figure of merit for industrial applications such as power 
converters,4 but it is broadly unknown.    semiconductors, such as    , are ideally 
suited for working at elevated temperatures since the large bandgap makes the intrinsic 
carrier concentration irrelevant for temperatures below     .5 However, the electrons 
on the      of the                generally suffer from undesirable and 
persistent parasitic leakage. This occurs for a number of reasons, in particular the 
narrow and defective       buffer layer, and the inhomogeneous nature of the 
Schottky gate contact with a number of leakage paths, with reduced Schottky barrier 
height.45  
Therefore, in this section it had been investigated the temperature impact on the 
               forward and leakage currents where the thermal activation pattern 
was also determined. A highly resistive     buffer layer is required to achieve low 
leakage      devices when biased in the          . This is accomplished using 
the thick nucleation top     layer which is a barrier for electrons. On          
substrates the growth of good quality highly resistive buffer is more difficult due the 
presence of oxygen diffusing from the substrate. The same     nucleation technique 
has not been replicated yet on          to have sufficient quality to act as an electron 
barrier. A solution consists in doping the     buffer layer with deep acceptors like 
iron, but such element was not available in the    growth reactor. For these reasons, 
the structure was regrown by    on an iron-doped                 template 
obtained by      following a procedure as described in literature.46 
The device dimensions was           for             and        . This very 
conventional layout has been chosen to avoid premature breakdown phenomena and to 
guarantee the constant electron mobility model to be valid. Temperature is well known 
to have a detrimental effect on the carrier mobility as several scattering phenomena (in 
particular those related to phonons) increase with the temperature.9 This, in turn, implies 
a reduction of the          current of the device with   as shown in the insets of 
figure 6-24 (a) and (b). Also well-known is the strong   dependence of the      
            due to the low thermal conductivity of       (figure 6-24 (b)).10  




Figure 6-24. Transfer curve            showing the drain and gate currents at varying   for a 
heterojunction transistor on    (a) and on          (b). In the inset, forward         for 
        at    ,     ,      and      for    (a) and          (b). Detail of the transfer 
curve subthreshold currents (drain,         and gate,        ) for the    (c), (d)  and the          
     (e), (f).   ,   ,   ,   ,   ,    refer to                     at    ,     ,     ,     , 
     and     . Idem for      ,       and      .      
Regarding          if we assume the constant electron mobility model, a linear 
relationship between mobility and saturation current can be obtained.11,47 The 
temperature dependence of         could be derived by the temperature dependence of 
the electron mobility, as in the case of the     (see            ). 
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The subthreshold gate and drain current increases with   (figure 6-24 (c)-(f)). In the 
case of the                  the subthreshold current increase is linear from 
room temperature up to     . For the           , two different temperature 
regimes were observed with a turning point at a temperature of about     . For the 
lower temperature range the gate and drain current only weakly depend on the 
temperature. For        the temperature dependence is that expected from a trap 
assisted mechanism.48 Figure 6-25 (a) and (b) show the activation energies      
               assuming a rate-limited thermally activated process following an 
Arrhenius law                 ⁄   ,49
,50 where    is the activation energy and    is 
the Boltzmann constant. The thermal activation energy can be determined from the 
Arrhenius plot           ⁄  . 
 
Figure 6-25.            or             Arrhenius plots for (a) the subthreshold drain 
current           at         , (b) the subthreshold gate current           at         , and (c) 
the vertical drain-bulk current       at          . The reference currents       ,      , 
      and       are defined in figure 6-24. Vertical drain-bulk current        at varying   for 
(d)    and (e)          substrates. Vertical drain-bulk set-up is illustrated in figure 6-26 (b). 
      and       points illustrate the drain-bulk current at           for    ,     , 
    ,     ,      and      for    and         , respectively.  
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The subthreshold drain current (       )    has been determined to be         for the 
                . On   ,    is remarkably smaller           for       . 
Nevertheless, the thermal activation energy rises again up to         for larger 
temperatures. Therefore, it appears that for        , the drain leakage current 
temperature behavior is similar for the     buffer on    and         , which would 
be an indication of similar conduction mechanisms.  
 
Figure 6-26. Cross-sectional view (not to scale) of the      on (a), (b)    and (c), (d)         .  
In (a) and (c) it is also shown the suggested drain leakage paths during a      reverse 
measurement. There the      is depleted           , the source grounded and the drain 
electrode positively biased. The substrate can also be grounded (our case) or floating. In (b) and (d) 
it is also shown the substrate (or bulk) current       which is the two terminals current between the 
drain and the grounded back of the wafer. Note that both reverse     and     have been evaluated 
for the    and              at varying  .   
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It has been reported2,51 that the reverse (or subthreshold) drain leakage (figure 6-26 (a)) 
for the                is due to the injection of the electrons into the     
buffer layer (       and        in figure 6-26 (a)) and the tunnelling leakage current of 
the Schottky-gate reverse bias (       in figure 6-26 (a)). The poor isolation of the 
    buffer and the    substrate would be in the origin of the injection of carriers into 
the     buffer. Lu et al.51 have suggested hole generation in the buffer and electron 
injection from the    substrate into the buffer, which would eventually cause the reverse 
bias breakdown due to impact ionization. Therefore, the vertical drain-bulk current 
(figure 6-26 (b) and (d)), (substrate grounded and the drain positively biased),         
has been evaluated for the            and         , (figure 6-25 (d) and (e)).  
 
Figure 6-27. (a) Experimental     reverse current          (see figure 6-26 for the definition of 
the set-up). (b) Simulated reverse              using the experimental activation energies for the 
      . In this case we suggest a close fit with a combination of Schottky emission            
and                         . (c) Simulated revers             using the experimental 
activation energies for the             . In this case a simple               
approximation seems valid for almost the entire range of      and T.       and       are 
defined in figure 6-24 being the transfer         subthreshold current at        . (d)    and 
(e)              reverse     (open symbols) and     (solid symbols) currents at    . For    
the bulk current     is also plotted (solid line). 
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The insulating nature of the          substrate (figure 6-25 (e)) prevents the vertical 
current flow up to      (the resolution of our measurement set-up was of       
  ). Therefore, for the                 , the substrate injection does not 
contribute to the subthreshold drain currents during the      transfer or reverse 
measurement. This would suggest that the      leakage currents are rather related to 
the Schottky gate reverse injection (       in figure 6-26 (c)). However, it is worth 
mentioning the high-value of the              activation energy as         for   
    .  
To further investigate the origin of the subthreshold currents we have evaluated the 
     reverse currents vs temperature (up to          ), as shown in figure 6-26 (a) 
and (c) (for the set-up) and figure 6-27 (a). In this study the reverse bias range has been 
established to avoid degradation after subsequent measurements. It is worth mentioning 
that neither the nucleation layers, the     buffer nor the       were optimized for 
very high-voltage operation. This can be achieved, for example, by the use of       
back barriers, inactive              or gate dielectric passivation.1,2,17 Again,     
strongly increases with   for the          device while there is a double regime 
         for the    device. Analogously, the                  exhibits 
what appears to be a single conduction         mechanism. Here, a plot of            
      ⁄  depicts linearity suggesting               mechanism.52 The      
            reverse drain current is closely fitted (figure 6-27 (c)) with an 
expression of the form: 
                   ⁄           
  ⁄    ⁄   (6-6) 
Being    the activation energy previously determined.    is a prefactor fitting constant 
and    would be the drain bias               exponential coefficient. The       
        localized states can act as charge trapping centres, which occasionally emit 
thermal electrons. The mechanism of the field-assisted emission is known as the 
              effect, where the barrier decreases by an amount of: 
       √                    √        ⁄     (6-7) 
Where, ideally,    is the high frequency dielectric constant and    is the vacuum 
permittivity. The ionization energy of these traps            ⁄  becomes field 
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dependent.  Note that the electric field (i.e.      ) within the complex hetero-structure 
is unknown. Therefore    is maintained as a fitting constant also. The activation energy 
value (in the range of       ) is completely in agreement with previous works.48,49 
Given the emission barrier height of        , it is unlikely that the process governing 
the leakage current density is emission of carriers from a dislocation-related trap state 
into the semiconductor conduction band.48 Rather, it is believed that the emission is 
from a trap state to a continuum of states located somewhere within the bandgap 
associated with threading screw conductive dislocations.53-55  
If this defective       buffer/Schottky interface model is presumed valid for the 
                 for all the temperature range          , it evidently fails 
for        for the           . In this case, another leakage mechanisms are 
taking place, (which is much less temperature dependent), and is maintaining the 
subthreshold drain current above          . In addition, the                   ⁄  
depicts still linearity but it also clearly shows two distinct behaviors depending on    . 
For          , the               slope is analogous for the         
         and on   , while the               plot is not linear for the smallest drain 
voltages. In this sense, it was investigated if these differences are due to the additional 
leakage         present in the    substrate or the nucleation layers related to the 
       poor isolation (       and        in figure 6-26 (a) and (c)). Space-charge-
limited, hopping and                 expressions52 (or a combination of them) 
were intensively tested to try to reproduce the particular experimental           
experimental reverse         behavior without adequate precision. However a 
Schottky emission equation (considering as the Schottky barrier the small thermal 
activation energy of          experimentally determined): 
       
           ⁄           
  ⁄    ⁄   (6-8) 
Again closely fits the experimental results, as shown in figure 6-27 (b), for both     
     and       . In this case, the electric field reduces the small surface barrier by 
an amount of: 
       √                    √         ⁄     (6-9) 
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As mentioned before, a trap assisted conduction mechanism was used for fitting the 
experimental characteristics of the                            . As the 
reverse drain and the reverse gate currents are analogous (figure 6-27 (e)),     is 
believed to take place following mainly        . The vast majority of the carriers 
contributing to the reverse and subthreshold currents are believed to be injected across 
the non-idealities of the reverse biased Schottky gate. Then carriers are transported 
thorough the       barrier and/or the upper part of the     buffer via the trap assisted 
conduction with an emission barrier height of         associated with threading screw 
conductive dislocations. For the           , the     leakage current mechanism 
seems to be somehow similar (for        and         ), as it could be derived 
from the similar thermal activation energies and similar slopes required to fit the reverse 
        characteristics.  
However a careful analysis of the bulk current indicates that, for a broad range of    , 
the drain reverse current is well reproduced by the bulk current (figure 6-27 (d)), 
suggesting        as preferential. In this case, it seems reasonable to consider that 
electrons are injected from the source into the    and nucleation layers, (across the     
buffer), and then collected at the drain electrode assisted again by threading 
dislocations. This would explain the similarities with the    device in terms of the 
characteristic trap energy and the               slope. Additional     buffer 
background currents present in the        explains the distinct behavior for   
     and          . The reduced low temperature characteristic trap energy of 
         would be an indication of the spatial proximity of defects on the buffer and 
nucleation layers, but the transport mechanism correlates with Schottky emission rather 
than with              . As the reverse     is significantly lower than     (figure 
6-27 (d)), the        contribution appears to be small when compared with the injection 
from the    substrate. Therefore this background Schottky emission should not be 
taking place in the depleted gate region but in the depletion region across one or more 
heterojunctions present in the nucleation layer. When analyzed the values that are 
required to fit the data (considering     ), an electric field of                was 
determined for the Schottky emission. Larger fields of              were extracted 
for the               mechanism. This would suggest again that Schottky emission 
localized states may be located deeper in the     buffer or in the nucleation/substrate 
region. 
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As shown in figure 6-27 (b) and (c), it can be clearly seen that, due to the different 
nature of the conduction mechanisms observed, the    device is less sensitive to the 
elevated temperature (although it presents higher subthreshold current at room 
temperature). When the drain current        ratio is analyzed from figure 6-25 (a) and 
(b), it becomes also evident that the temperature impact          is more relevant 
when compared with the typical mobility related coefficients             . For 
example, the on-resistance increases           by a factor   , while the 
subthreshold currents increase by several orders of magnitude (for the         
        ). From the         and the      reverse current expressions it can be derived 
an analytical expression relating the                ratio to the      main physical 
parameters, namely   , ,   ,            ,    ,   ,     and    . In our case we have the 
same layout (   ⁄ ) and    for the    and             . Analogously,     ,      
and    are very similar for both substrates. Therefore, it can be concluded that the most 
distinct parameters are    and    . The different    explains the different variation of 
the drain subthreshold currents shown in figure 6-24, and the different        ratio 
slopes shown in figure 6-25 (c) as the higher     is in the basis of the higher   for the 
         device. As the methods and substrates to fabricate a      device notably 
varies from one lab to another, the temperature coefficients, thermal activation energies 
or thermal impedances may vary accordingly from wafer to wafer.  
However the qualitative description, the physical models and the methodology that we 
have presented before in this dissertation can be virtually applied to any      in any 
substrate. For example, in reference56 it is reported a         passivated with an 
in-situ grown       cap layer from a commercial vendor. The optimized high-voltage 
substrate together with the in-situ gate passivation explains the mitigated thermal 
activation of the device. The temperature coefficients for              and         
          are significantly smaller (in particular for    ). This is due to the      
compatible           Ohmic contact technology which present much higher contact 
resistance than the typical             stack. The contact resistance temperature 
dependence is competing with the mobility degradation with temperature (   is also 
diminishing with temperature), resulting in the unusual low value of  . 
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6.4.2.2.            :        AND IN-SITU       
6.4.2.2.1. THIN                  POWER         
Figure 6-28 (a) and (b) present the temperature dependence (up to      ) of the 
transconductance curve for typical fabricated                   and 
                 respectively). At room temperature, it is clear that the    
gate architecture also reduces both the drain and gate           leakage due to the 
insulator effect.17,57-60  
From              and        samples, the threshold voltage presents a 
small drift with the temperature of       , as shown in figure 6-29 (a), other than a 
Schottky gate      which is independent of the temperature.11  
         
Figure 6-28. Transconductance curve (drain/gate current vs gate-source) for different temperatures 
(a)        and (b)   
 
        . 
 
Figure 6-29. For the        and the    
 
         (a) Threshold voltage and (b) on-
resistance vs temperature.  
The temperature dependence of the on-resistance can be fitted with a power law 
       
  with        which is agreement with figure 6-29 (b). 
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6.4.2.2.2. THIN IN-SITU GROWN       POWER               
From in-situ                (    sample), high-temperature device performance 
was also investigated. Figure 6-30 presents the temperature stability of the 
transconductance for a typical          device. The     gate architecture was 
very effective in suppressing both the drain and gate           leakage up to 
      (figure 6-30 (c)). A negligible shift in the      was observed within 
experimental error (figure 6-30 (a)). This indicates that the amount of mobile charge 
present in the gate insulator was also negligible. In any case, the forward current 
decreased with the temperature as can be seen in figure 6-30 (b).  
 
Figure 6-30. (a) In-situ               transconductance curve (drain/gate current vs gate-
source) for different temperatures          . A negligible shift in the threshold voltage was 
observed within the experimental error. (b) Drain current characteristics at varying temperatures. 
(c) The in-situ passivation along with the optimized     buffer resulted in      drain/gate 
leakage currents with exceptionally temperature-independent behavior up to     .  
From in-situ               sample, the     increased by      from    to 
     as shown in figure 6-31 (a). The     increase               is attributable to 
the reduction of the    with temperature since the    is generally considered as virtually 
temperature independent. In the           heterojunction, lattice vibrations due to 
polar-optical phonons in the non-intentionally doped     layer strongly increase with 
temperature and hence reduced the mobility at elevated temperatures.9 




Figure 6-31. In-situ               (a) on-resistance vs temperature where the     increased 
by      from    to     . The      increase (           ) is due to the reduction of the    
with   although the    is generally considered as virtually temperature independent.9
,11,61 (b) 
Saturation current versus temperature where the self-heating effects showed a greater sensitivity to 
the temperature than     . (c) The transconductance          ratio is          up to       
where it started to decrease sharply down to          at      .  
For the saturation current (figure 6-31 (b)), the temperature coefficient can be fitted 
with         . In figure 6-31 (c) the transconductance          ratio is      
    up to       where it starts to decrease sharply down to          at      .  
6.4.2.2.3. REVERSE LEAKAGE THERMAL ACTIVATION 
From              and        samples, the      leakage currents 
increase with the temperature, which is typical of a rate-limited thermally activated 
process following an Arrhenius law            [      ⁄ ]  , up to a saturation 
regime.  
From the          ⁄  (in the linear range), the activation energy (of the gate/drain 
current) can be determined, being        and        for the            
      and the                , respectively (figure 6-32 (a) and (b)). 
Differently, as shown in figure 6-32 (c), for the in-situ                it was 
observed that the leakage currents were negligible up to       (using a       
      reverse sweep). 




Figure 6-32. Reverse drain and gate source current at          . Arrhenius plot for the (a)          
            . (b)    
                 showing the     and       . The gate-drain 
leakage on the         is due to improper passivation on top of the    
 
. (c) An Arrhenius 
plot showing the    for the in-situ               of            for       .  
The activation energy was determined to be as high as            . We suggest that 
this larger value of the thermal activation energy is related to the larger effective 
heterojunction electron barriers achieved by the in-situ passivation along with the 
optimized     buffer. 
6.4.3. HIGH TEMPERATURE RELIABILITY 
As mentioned before, benefiting from its    power               devices can 
work up to high-operating temperature and present good radiation hardness. For 
example, Maeda et al.62 reported excellent         and acceptable pinch-off 
characteristics up to      for               . They observed a decrease in the 
saturated drain current by about one-third by increasing temperature from        . 
In the same sense, Daumiller et al.63 measured     characteristics of       
         at temperatures up to      and reported stable device operation without 
irreversible degradation up to     . 
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High-device performance is a good point to achieve working devices, but is not enough 
for a technology to be successful, since a reliability stress test must also be assure. For 
this reason preliminary           stress tests            were performed at 
elevated temperatures showing no degradation at a reverse bias of           and 
     for a drain–gate spacing of     , as shown in figure 6-33 (a) for the      
        . At      and       the gate and drain are still coupled. However, at 
     the drain current was greater than the gate current. We believe that at      the 
drain current was greater than the gate current due to    substrate bulk current thermal 
activation.  
 
Figure 6-33.    
                 (a) gate/drain           current vs time stress. In the 
inset, magnification of the stress effects at      at      . (b) Dielectric stress tests at high-
temperature. (c)     constant current stress is applied, showing some charge trapping at    




When the device was stressed at a reverse bias of       at      a sudden increase of 
the leakage current was observed with stabilization after few seconds (inset figure 6-33 
(a)). When the transconductance curve was analyzed after stress testing, it appears that 
devices stressed at            have survived with no remarkable shift in either the 
threshold voltage or the           current.  
Devices stressed at            survived (same low           current 
before/after) but when the gate was biased at small positive gate bias, we observed a 
sudden increase of the gate current. Therefore, it appears that the gate insulator has been 
degraded somehow. Devices stressed at            were severely damaged and the 
gate current in the           increased up to four orders of magnitude after stress. 
In addition, the      gate insulator leakage current is weakly dependent on the 
temperature, which suggests a trap-assisted tunneling or tunneling assisted mechanism 
and is relatively stable under constant current     stress (figure 6-33 (b) and (c)). We 
have observed that in both cases (    and      ) the devices survived. However, we 
have observed for both cases a positive threshold shift of the transconductance towards 
positive values           and an increase of the           currents (gate and drain). 
Before stress, the           gate and drain current (at     ) was determined to be 
         . In the case of     at      , this gate leakage increased up to         
while for     this value further increased up to          . 
6.5. SUMMARY 
Due to the    of    ,               power devices can sustain very high-
voltages when biased in a reverse configuration and can work correctly at temperature 
higher than      . In the first part of the chapter the main results of the       
         power switches fabricated at the clean room of the     have been 
presented in the framework of the industrial contract with ON semiconductor. We have 
shown that the fabricated devices are in the state-of-the-art (          Ohmic and 
Schottky contacts) taking into account their power device figure-of-merit (         ⁄ ) 
of               ⁄  The extensive characterization of our                
devices was done by means of    characterization (         and          ),    
wafer mappings, reverse and breakdown voltage in             and        stress.  
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Basically, two different families of                          devices 
were fabricated on commercial        wafers:     using a thin         (deposited on 
the     clean room) and      thin in-situ grown      , as a gate insulator (grown by 
the vendor). 
Extensive    characterization           tests for thin            
                          was investigated by means of wafer-level mapping. 
The typical drain and gate reverse current characteristics exhibited breakdown voltage 
saturation for           for (           )  The yield of devices at           
exhibiting gate currents lower than         was as high as    . The gate leakage 
current for these devices was in the range of             . The thin         
based     approach also resulted in improved gate stability and robustness under 
positive gate bias. Negligible gate current flow was found at            .  Irreversible 
degradation of the gate structure and device performance was observed at           . 
The specific on-resistance value was very uniform across the wafer with            
        .  The maximum saturation current was also very uniform across the wafer 
with                     measured at         . At         this value 
increased significantly to                      In addition, a remarkably 
homogeneous threshold voltage of                 was determined.   
The device reproducibility of                        with a thin in-situ grown 
      gate insulator was investigated by means of wafer-level mapping. The typical 
drain and gate reverse current characteristics exhibited breakdown voltage saturation for 
          for  (           )  and          for gate-drain length of      
    . The gate leakage current was maintained in all cases below         at     
     . The yield of devices at           exhibiting drain currents lower than 
        was as high as    .  The drain leakage current for these devices was in the 
range of            . For the gate current, the yield with              at 
          was    . The gate leakage current for these devices was in the range 
of           . 
The thin in-situ       based    approach also resulted in improved gate stability and 
robustness under positive gate bias. Negligible gate current flow was found at     




observed at            . The specific on-resistance value was very uniform across 
the wafer with                    .  The maximum saturation current was also 
very uniform across the wafer with                     measured at        .  
At         this value increased significantly to                       In 
addition, a remarkably homogeneous threshold voltage of                  was 
determined. Large area/large current devices can be defined with both gate architectures 
in spite that the         contact      compatible results in higher on-resistance 
(when compared with traditional      ). In particular, for in-situ grown      , large 
area                yield more than      , with an on-resistance of      
for        . A thicker second metal level was deposited on top of the         
Ohmic contacts to achieve a current of several amperes. These devices also exhibited 
low leakage currents below         up to       biased in reverse.  
In the second part of this chapter, it has been reported the elevated temperature impact 
on the forward and the reverse leakage currents for analogous Schottky gate       
grown on different substrates:   ,          and       . These devices have been 
fabricated in the clean room of the           . The temperature has a well know 
detrimental effect on the carrier mobility, as several scattering phenomena increase with 
the temperature. This, in turn, implies a reduction of the          current of the 
device with temperature. Also well-known is the strongest temperature dependence of 
the                  due to the       substrate lower thermal conductivity. 
The forward-current   have been determined on three different substrates for 
                       in the range of        . The typical temperature 
coefficients     for       ,         and       have been determined     ,       and 
      for   ,     ,       and       for          and     ,       and       for 
       respectively. The greatest thermal stability has been observed for the 
       device, while the device in          is the worst. This fact is explained in 
terms of an improved thermal conductivity of the        substrate. Normalizing     
with respect to the        value (at   ), it was observed a factor of improvement of 
     and      compared to    and         , respectively.  
The elevated temperature also degrades, in general, the           current of the 
      devices. This has been comparatively studied for the            and 
        . For the                 , the           subthreshold current 
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increase with temperature           is linear                      . For the 
          , it was observed two different temperature regimes, being basically 
temperature independent up to      and then,                      . A single trap 
assisted conduction mechanism                 was used to fit the experimental 
characteristics of the                           . As the bulk current is 
negligible up to      , it is suggested that the origin of the subthreshold currents 
comes from the defective       buffer/Schottky interface. For the           , 
the presence of additional leakage from the substrate and/or nucleation layers modifies 
substantially the           thermal characteristics of the device, particularly for the 
smallest drain voltages. Although the methods and substrates to fabricate       
         notably vary from one lab to another and the thermal coefficients may be 
different from wafer to wafer, we believe that the methodology described in this 
dissertation can be virtually applied to any      in any substrate.  
A gate insulator also has a relevant impact on the temperature behaviour of a      
device. A    gate architecture can be very effective in suppressing both the drain and 
gate           leakage.  For the in-situ               it was observed that the 
leakage currents were negligible up to       (using a             reverse 
sweep). A negligible shift in the     was observed within experimental error. This 
indicates that the amount of mobile charge present in the gate insulator was also 
negligible.  
The activation energy was determined to be as high as           . We suggest that 
this larger value of the thermal activation energy is related to the larger effective 
heterojunction electron barriers achieved by the in-situ passivation along with the 
optimized     buffer. Analogously, the         solution also mitigates to some 
extent the gate leakage with the elevated temperature. The reverse bias leakage current 
   (gate and drain) was determined to be           and        for the        
          and the                     where leakage saturation was 
observed for         for the        .  
Finally, preliminary        reliability stability assessment of the         device 
has presented. The           stress tests           showed no degradation at a 
reverse bias of           and      for a drain-gate spacing of     . When the 




of leakage current with a stabilization after few seconds. When the    curve is analyzed 
after stress test, it appears that devices stressed       at      have survived with no 
remarkable shift in either the    or the           current. The devices stressed 
      at      survived (same low           current before/after) but when the 
gate is biased at small positive gate bias, we observed a sudden increase of the gate 
current. Therefore, it appears that effectively the gate insulator has been degraded 
somehow. Devices stressed       at      were severely damaged and the gate 
current in the           increases up to four orders of magnitude after stress. 
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Chapter 7  
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normally-off strategies 
7.                  STRATEGIES 
7.1. INTRODUCTION 
Most of the                presents             operation because the 
     exist under the gate at     gate bias voltage. For power electronics applications, 
             operation is required to simplify the design of driving circuits. 
However,      devices are generally             devices and it is difficult to 
convince power systems designers and final users to use these             
switches. 
In this chapter, we will review the state-of-the-art of the                    
         strategies. This section analyzed several techniques to obtain the 
             operation for                such as using a thin       
barrier, a recessed gate structure, a fluoride-based plasma treatment, a        gate 
structure or using a nonpolar         channel. 
In addition, a theoretical study based on multidimensional Synopsys      is done on 
semiconductors devices. These numerical simulations are focused in           
recess in order to analyze the impact of thinner barrier in terms of the positive shift 
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threshold voltage, the transconductance increase, the band diagram (     properties), 
the electron density and the      sheet carrier concentration behavior.  
Finally, we will present an analytical model for an hybrid              . The 
methodology presented in this section, can aid the designers to understand the physics 
and to electrically characterize the new generation of     based devices. The models 
proposed here can also easily be implemented in      simulation packages where 
models for     devices are not mature yet. 
7.2. STATE-OF-THE-ART 
In this section, a review of the strategies for converting conventional          
            to                                     will be 
presented. Recently different approaches have been demonstrated to achieve 
             devices.1-8 
Several techniques for the              operation have been reported so far, such 
as using a thin       barrier, a recessed gate structure, a fluoride-based plasma 
treatment, a        gate structure or using a non-polar         channel, as shown 
in table 7-1. 
1. Thinning       barrier 
1.1.       recess 
1.2.       thin    growth 
2.     Fluoride based plasma 
2.1. Pure     
2.2. Fluoride and recess 
3.        on       
3.1.             
3.2.     conductivity Modulation 
3.3.      gate (and recess) 
 
4. Hybrid         
5.       buffer engineering 
5.1.         stacks 
5.2.       buffer 
5.3.       cap layer 
5.4. Nonpolar           
 
Table 7-1. Different strategies for achieving an                           . 
7.2.1. THINNING OF THE       BARRIER 
Enhancement mode on                was first reported by Khan et al.9 in 1996. 
Since then, some                             have been reported with 
several nanometers-thick       layer to reduce the      density along the entire 




In the standard               heterostructure, where    composition is in the 
range of        and the       barrier thickness is around      , the reduction in 
the       thickness by a gate etch, results in a reduced polarization-induced      
density and with the help of the gate-metal work function, the     can be shifted 
positively. With a deep-enough gate-recess etching, the     can reach positive value and 
             are formed. So, reducing the thickness of the       is a viable 
approach to shift the     to positive values.10 However, it could also result in high-
parasitic resistances, larger gate leakage and high-on-state resistance values.  
For conventional      and               , there are sufficient highly selective 
chemical wet-etching recipes that can be applied to achieve a well-controlled recess 
etching. However, due to its high-chemical inertness on the           technology, 
commonly, it is used an inductively coupled plasma              based recess which 
could result in low control, low selective and local damage. The     at      was 
found to be able to repair damages. However this     could be no compatible with gate 
metals such as      . Schottky gate       or         are the devices generally 
reported with this technique.  
For example, Derluyn et al.11 achieve a              device with state-of-the-art 
performances by selective removal of in-situ grown      . By removing the in-situ 
      under the gate electrode prior to       metallization, they locally modify the 
      surface potential. As a result, the channel is depleted under the gate while low 
access resistance is maintained in the     and     areas.  
In this work, it appears that       barrier is recessed up to a remaining      but using 
a reduced power etch (from         ) in     with     chemistry. The reduced 
power etch was performed in order to avoid the incorporation of        that improves 
the     towards more positive values but also causing instabilities of the threshold 
voltage.  
It is worth mentioning that the use of      thin           top barrier layer does not 
degrade the breakdown behavior and even at high-drain bias, the leakage current 
remains low. In this structure also the           back barrier is very efficient in 
confining the electrons at the     , preventing them from overflowing into the buffer 
and towards the    substrate. 
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Recessed          have been also proposed Nakayama et al.12 but the objective 
of the reported devices is not to make the device             but increase the 
transconductance of          or reducing its gate leakage. Oka et al.2 propose a 
recessed          but the       barrier is pretty thick and in addition it 
resembles more to a hybrid        . 
7.2.2. FLUORINE PLASMA 
Cai et al.13,14 proposed in      the fluoride-based plasma treatment for achieve a 
             operation. No change in       thickness is required in this method. 
The control of the     was realized through a modulation of energy band by        
implanted in the           heterojunction during the plasma treatment. 
The fluorine ions have a strong electronegativity and are negatively charged, effectively 
raising the potential in the       barrier and the      channel. As a result, the     
can be shifted to positive values. A post-gate annealing at      proves to be effective 
in recovering the plasma-induced damage. In     , the same authors15 demonstrated a 
         combined with plasma treatment technique. The         , when 
       operation is possible, can provide several benefits in its applications. 
As demonstrated in the previous chapters,           are preferred for high-
temperature operation, because the additional insulator between the gate electrode and 
III-nitride semiconductor provides an additional potential barrier between the gate 
electrode and the channel, which then suppress the thermionic emission and tunnelling 
at        and keep the gate voltage swing reasonably large for proper circuit 
operation. The increased gate turn-on voltage can facilitate the accommodation of a 
more positive    , which is preferred not only for assuring the complete turn-on of the 
device at zero bias, but also for providing improved device safety for certain circuits 
such as power switches. 
In the literature,15 the first                                 with two-
steps       process which features a thin layer of              under the gate and a 
thick layer of               in the access region. The fluoride-based plasma treatment 
technique was adopted to convert the device from        to       . Also in 
    , Palacios et al.16 reported the use of gate recess combined with fluorine-based 




It has been suggested that a major drawback of the fluorine process is that        are 
not stable under thermal stress and other reliability issues still unexplored. However, 
Boutros et al.3 developed a fluorine-based process for                     
        which enabled high-breakdown voltage             , low-leakage   
               ⁄  , high-peak current           , and the highest            ratio 
of          . Authors claimed that this performance is comparable to mature     
and is    better than        . Large periphery,     devices were tested in         
boost converter at       and      output power with and efficiency of       for 
voltages up to      .  
7.2.3.        ON       
7.2.3.1. SELECTIVELY GROWN             GATE 
                      have also been demonstrated using a             
gate. In     , Hu et al.17 proposed and enhancement mode               with 
selectively grown             gate. At zero gate bias, the device channel was 
depleted due to the high-built-in potential of the gate-channel junction. The       
layers for the gate were grown in selective areas defined by openings in an      mask. 
                thick                      was selectively grown using 
             openings in a        thick masking layer. 
7.2.3.2. PANASONIC     – CONDUCTIVITY MODULATION 
In     , Uemoto et al.4 demonstrated a new operation principle of a     
                   transistor with high-drain current, which was called gate 
injection transistor      . The     utilizes hole injection from the        gate to the 
     region bringing out the conductivity modulation as observed in      . This new 
concept enables both              operation and high-current driving capability by 
applying high-positive gate voltage with low gate current.  
The process flow of the     is summarized as follows. A                     
heteroepitaxial structure for the     is grown on a    substrate with buffer layers 
consisting of the         multilayers on top of the           initial layers. Both 
layers effectively relieve the strain in the overgrown     caused by the lattice and 
thermal mismatch between     and   . The total thickness of the nitride epitaxial layer 
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is        . To realize the              operation, the    mole fraction and the 
thickness of         are optimized to be     and       . The        gate is 
formed by the selective etching of the        . The    mole fraction and the 
thickness of the         are chosen to be     and       . After the formation of 
the device isolation area, the       source/drain and    gate metals are formed. As a 
passivation film,        thick       was deposited by      . Au interconnections 
are made by electroplating. 
The         lifts up the potential at the channel, which enables              
operation. At the gate voltage of    , the channel under the gate is fully depleted, and 
the drain current does not flow. At the gate voltages up to the forward built-in voltage 
     of the             , the     is operated as a    . Further increase of the 
gate voltage exceeding the    results in the hole injection to the channel from the 
       . Note that the injection of the electrons from the channel to the gate is well 
suppressed by the hetero-barrier at          . The injected holes accumulate the 
equal number of electrons that flow from the source to keep charge neutrality at the 
channel. The accumulated electrons are moved by the drain bias with high-mobility, 
while the injected holes stay around the gate because the hole mobility is at least two 
orders of magnitude lower than that of the electron. This conductivity modulation 
results in a significant increase of the drain current, which keeps low the gate current.  
7.2.3.3.      GATE WITH RECESS 
This method was proposed by Kaneko et al.18 based in the idea of improving the recess 
             operation of a     . They claimed that by forming recess structure 
only under the gate electrode, the     can be moved to the vicinity of     without a 
remarkable increase in      The complete              characteristic cannot be 
obtained only by the recess structure. Then, they formed the      as a gate electrode in 
addition to the recess structure. The      gate electrode operates as a        
material. The complete              characteristic then is due to the combination 
of both structures.         
7.2.4.       BUFFER ENGINEERING 
Therefore, several approaches have been developed for converting the          




One approach is to employ a recessed-gate structure so that the       under the gate is 
too thin to induce a     . Another approach is to introduce a             or 
      cap layer to deplete the      underneath. A third approach is to use fluorine-
based plasma to bombard the semiconductor under the gate metal, so that acceptors are 
formed in this region, effectively depleting the     . 
Each of these approaches has its own pros and cons, and extensive studies are underway 
to examine the suitability of each approach for applications in            and high-
power electronics. 
The       buffer engineering (which could be used in combination with some of the 
aforementioned techniques), have been reported in several papers to achieve 
                    These techniques include deep-recess        
technology,19 a piezo neutralization layer formed at the bottom of the gate recess,20 
              or in situ       cap layer in combination with     thin barrier.21
,22 
                  triple cap layer, a recessed-gate structure, and        
gate dielectrics showed high-drain current            and complete enhancement-
mode operation with a                   .5 Mizutani et al.23 proposed to 
implement the                   with a thin       cap layer. The key idea is 
to employ the polarization-induced field in the       cap layer, by which the 
conduction band is raised, which leads to the              operation.  
Conventional           transistors have been       using               , on 
which polarization-induced charges produce a high-sheet carrier concentration at the 
hetero-interface as     , even without any intentional doping. In the case of        
               a      is naturally induced by positive polarization sheet 
charges at the           hetero-interface. Therefore, it is difficult to achieve an 
       operation with        . 
On the other hand,           heterostructures grown on nonpolar planes such as 
   and          have no polarization field. Thus, these planes are useful for 
realizing                       with           Complete              
operation of the         and                        with a recessed 
         structure has been reported.24,25 
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7.2.5.          
For              operation,             are attractive since the operation of 
these is theoretically enhancement mode.            can also realize lower gate 
leakage current compared with               . It has been demonstrated that it is 
possible to obtain good              operation and achieve high-breakdown 
voltages. As for these       , reduced surface field          zones were formed 
by ion implantation techniques.        zones are necessary to realize high-
breakdown voltage of these devices. However, the resistance of        zones formed 
by ion implantation techniques was significantly high, because the activation of 
implanted ions was insufficient.  
From     , by incorporating the merits of both a     channel and an           
heterostructure with high-mobility     ,                        metal oxide 
semiconductor hybrid field effect transistors            have been proposed.2,26 This 
structure can obtain              operation by applying    channel, and it does 
not need to form        zone by ion implantation technique. Therefore, this structure 
has the possibility to realize              operation, low     and high-breakdown 
voltage. 
Successful devices have been reported using this technique. In particular, Kambayashi 
et al.6 reported an                   on    substrate with maximum drain 
current of over        the        of            and the breakdown voltage of over 
      were achieved. An analytical model for this device will be presented on section 
   . 
7.3. SENTAURUS      SIMULATIONS  
To achieve and to optimize any of the aforementioned              techniques, it 
is very convenient and very useful to perform         simulations to predict the 
behavior of the device. Here we present an example of simulation for the first 
             strategy which is based on the gate recess.    
7.3.1. INTRODUCTION  
Synopsys      is a software suite that can perform multidimensional simulations on 
semiconductors devices, from the detailed design to the electrical characterization. The 
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device design devoted tool, Sentaurus Structure Editor, is able to create a 
multidimensional model with accurate reproduction of regions and profile placements. 
This multidimensional model can be inserted in the Sentaurus Device tool, to perform 
electrical simulations. 
Sentaurus Device makes use of finite element techniques and several physical models to 
resolve the Poisson eq. (7-1) coupled with the current continuity eq.(7-2) and (7-3):27 
                          (7-1) 








Where      accounts for the net electron–hole recombination rate and the current 
density values are obtained from the drift-diffusion model.28   
The challenge is not only technologic but also in the understanding and modeling of 
these devices. For example,      simulators include no model for             
or hybrid            Even the physics of such devices must be further 
investigated. 
7.3.2.           BARRIER THINNING      SIMULATION (GATE RECESS) 
This technique is based on the reduction of the       barrier up to few nanometers-
thick       layer to reduce the      density (figure 7-1) and hence causing a shift of 
the     towards more positive values. 
  
Figure 7-1. Adapted from Saito et al.10 cross-section of fabricated               with 
recessed-gate structure.  
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The original thickness of the       layer      was in the order of      . The next 
simulation steps were further reducing this layer thickness to obtain a smooth right shift 
to              behavior. As shown in table 7-2, the expected right shift was 
achieved up to          which seems to be too small for either, the definition of the 
grid or typical tunneling distance are starting to play a role. 
The     right shift progression is presented on figure 7-2 (a). It has been shown the 
nearly              performance for           Figure 7-2 (b) shown the 
simulated transconductance behavior for the       thickness recess. The 
transconductance values increases when the       layer is thinner due to the reduction 
of the gate capacitance in the       barrier.   
                           
   [  ]           
    [ ]                         
   [     ]                 
Table 7-2.           evolution with the       thickness. 
 
Figure 7-2. Simulated transfer curve with an       thickness recess from              : (a)     
drift to positive values and (b) transconductance value increases when thickness is reduced.  
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The simulation has been carried out in order to visualize the effect of reducing the 
      barrier in the      properties. We explored the structures for the simplest case 
of           . 
 
Figure 7-3. Simulated band diagram of the recessed      . 
Figure 7-3 presents the different simulated band diagram of the recessed      . It can 
be seen that a    reduction results in a reduction of the quantum well energy         
for a given gate bias. The conduction band offset remains constant. 
 
Figure 7-4. Simulated electron density and   . 
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This implies a reduction of the      electron density a sheet concentration, as it can be 
seen in figure 7-4 and figure 7-5. 
 
Figure 7-5. Simulated      density vs       barrier thickness. 
7.3.3.        BARRIER THICKNESS 
The threshold voltage has been extracted from the slope of the transconductance of the 
figure 7-2. Then the           plot was depicted. 
 
Figure 7-6. Simulation of the           to achieve              mode. 
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As it is shown in figure 7-6              mode is obtained for          at 
         . The predicted shift (extracted from the slope) was around        for 
every micron of recess. 
                  (7-4) 
7.3.4. DERIVATION OF THE PHYSICAL MODEL OF THE     
7.3.4.1. POLARIZATION FIELDS IN SENTAURUS       
In Sentaurus     27 the strain model is based in the work of Ambacher et al.29 Here, it 
captures the first-order effect of polarization vectors in                 The 
interface charge induced due to the discontinuity in the vertical component of the 












                          
    ⁄  
] 
(7-5) 
Where   
  denotes the spontaneous polarization vector,     is a piezoelectric 
coefficient  [    ] , and     are stiffness constants  [  ] . The value of the strain is 
computed as:  
                        ⁄  (7-6) 
Where    represents the unstrained lattice constant  [ ] ,    is the strained lattice 
constant [ ], and “relax” denotes a relaxation parameter. The quantities   
  ,    , and 
    are defined by the crystal system. The polarization vector is first computed in crystal 
coordinates and is converted to simulation coordinates afterwards.  
        (7-7) 
Based on the polarization vector, the piezoelectric charge is computed according to eq. 
(7-7) and is added to the right-hand side of the Poisson equation: 
                        (7-8) 
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The diagonal stress tensor is hence in the basis of the strain-induced polarization. The 
ground-state properties in the strain-free case are obtained by a minimization of the total 
energy with respect to the two strained lattice constant    and    as well as the unit cell 
internal parameter    of the wurtzite structure. As perturbations we consider biaxial or 
uniaxial strain (or stress) with an orientation parallel to the   axis of the crystal. The 
accompanying deformations conserve the      space-group symmetry. Consequently, the 
strain tensor     is diagonal and possesses the components: 
                ⁄  (7-9) 
            ⁄  (7-10) 
In the limit of small deviations from the equilibrium, Hooke’s law gives the 
corresponding diagonal stress tensor     with the elements: 
                            (7-11) 
                   (7-12) 
In the previous equations four of the five independent stiffness constants     of the 
considered wurtzite crystal occur. The modifications of the     relationships by the 
built-in electric field due to the spontaneous and piezoelectric polarization are neglected 
because of their smallness. A homogeneous biaxial stress in the plane perpendicular to 
the   axis of the wurtzite lattice is described by constant forces in this plane,        , 
and vanishing forces along the   axis,      . Then Hooke’s law gives a relationship 
between the strain components: 
      
      
    
   
    
(7-13) 
Likewise, this deformation is also referred to as biaxial strain. In order to determine the 
biaxial relaxation coefficient     we choose lattice constants a close to the equilibrium 
one and, in each case, minimize the total energy of the system with respect to the 
hexagonal strained lattice constant    and the unit cell internal parameter    to obtain 
the unstrained lattice value of   . The          stress is related to the          
strain by the biaxial modulus. This reads         , and the biaxial modulus is given 
in terms of the elastic stiffness constants as: 
          
    
 
   
    
(7-14) 
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7.3.4.2. CLOSE-FORM FOR THE      DENSITIES    POLARIZATION FIELDS 
Free electrons tend to compensate the high-positive polarization induced sheet charge at 
the           interface. The maximum sheet carrier concentration located at these 
interfaces of the nominally undoped structures is expected to be: 
      
     
 
 (
      
     
) [                  ] 
(7-15) 
Where    is the piezoelectrically induced charge density,    is the width of the 
          barrier,   is the Schottky barrier of a gate contact,    is the Fermi level 
with respect to the     conduction band edge energy, and     is the conduction band 
offset at the           interface. Some useful approximations can be used to 
compute the sheet carrier concentration: 
               (7-16) 
                (7-17) 
            
   
  
                     [
     
   √   
     





          [           ]  (7-19) 
                                 (7-20) 
Numerical computation leads to the extraction of the value of   . 
7.3.4.3. SIMPLIFIED, IDEAL     VS      DENSITY  
In a first appoximation30 the intercept point is the gate barrier height plus the conduction 
band offset which is consistent with the default value of           given by the 
simulator. 
           
   
 
    
(7-21) 
The      carrier density is given by (in analogy to a       device): 
   
 (       )
   
 
(7-22) 
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Derived from a simplifier approximation of the Ambacher et al.29 procedure and 
neglecting the Fermi energy value for     . 
     
    
 
   
(7-23) 
                    
    
 
   
(7-24) 
Hence in first approximation the threshold voltage of an           depend on the 
following parameters: the barrier height, the conduction band-offset, the           
barrier thickness and the polarization induced charges. This very simple equation has 
been used in the      model expression given in          .  
7.3.4.4.     EXPRESSION INCLUDING REAL EFFECTS 
In this model the effect of the surface traps, bulk traps or the doping has not been 
considered. From Cai et al.14 a more complete expression for the threshold voltage was 
given by: 
       ⁄  
    
 
       ⁄      ⁄  
 
 
∫   
  
 
∫         
 
 
        ⁄
      ⁄  
(7-25) 
Where     is the difference between the intrinsic    and the conduction band edge of 
the     channel. The       is the   -doping concentration,     is the conduction-band 
offset at the           heterojunction,   is the dielectric constant of      ,     net-
charged surface traps per unit area,    is the effective net-charged buffer traps per unit 
area and    effective buffer-to-channel capacitance per unit area. 
7.4. HYBRID         MODELING  
7.4.1. INTRODUCTION  
Since the demonstration of the first               switches,31 rapid progress has 
been made in the development of               devices. Lateral 
           with relatively high-channel mobility (a peak of            ) and 
high-blocking voltage          have been demonstrated32 with an acceptable quality 
         interface are viable. 
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Therefore           has the advantages of              operation without 
current collapse problems. However,           currently exhibits (and probably it 
will be an unsolved major problem as in the case of    ) modest inversion channel 
mobility (below           ) due to the presence of interface states, surface roughness 
and other scattering mechanisms. A way to around this could be the incorporation of 
          heterostructure into the        region of             A hybrid 
        2,6,7,26 has the advantage of both the     gate control and the high-
mobility      in           drift region. A cross-section of the hybrid     
     analyzed here is presented in figure 7-7. This hybrid          has a 
tremendous potential to be one of the key advanced           power switches.  
In this section, we present simple analytical modeling for understanding the influence of 
the main design parameters on the     of a hybrid        . Our starting point is 
physical based models for      and        which are subsequently combined to 
determine the     of the hybrid        . 
 
Figure 7-7. Cross-sectional view of a hybrid         
7.4.2.           AND                 
One great advantages of     as power semiconductor substrate is that transistor effect 
could be achieved by defining the inversion channel under a     gate or by taking 
advantage of the hetero-interface      charge centroid (figure 7-8). Both mechanisms 
are discussed briefly in the next section. In       and      transistors     have 
been linked to the channel layout and electron mobility properties by analytical 
relationships for low transverse fields:33 
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                 [
   
      (       )
 
  
       
]          
(7-26) 
               
   
 
        
 
(7-27) 
Where    is the mobility of carriers in the inversion channel,     the gate to source 
voltage and     is the threshold voltage. The gate insulator capacitance per unit area is 
named      and expressed by: 
             
   (7-28) 
Where    is the gate insulator dielectric constant and      is the gate insulator thickness.  
 
Figure 7-8. Cross-sectional view of a power           and a power    . 
The second term of              is included if a low doped drift region (or extended 
drain) to improve the breakdown voltage is considered            . There,    is 
the drift region length,    is the doping of the drift region,    is the bulk        
extended drain mobility (   is a function of    and the temperature) and    is the 
carrier flow depth in the extended drain region. For the     , the sheet carrier density 
on the      (    may be determined by means of Hall bar measurements and/or 
capacitance measurements. The       is in this case the mobility of electrons in the 
     channel. The      is the gate oxide capacitance per unit area. 
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7.4.3.     INVERSION CHANNEL MOBILITY 
The        principle of operation in     is not substantially different from one 
transistor defined on    which is well known. The main but crucial difference is the lack 
of a high-quality native thermal oxide which results in a poor interface. The mobility of 
carriers in the inversion channel of a       device is always a part of the   . The 
widely accepted model consisting of the first three terms of eq. (7-29) provides a good 
description of channel mobility for          :34 





   
 
 








There,     is the carrier mobility limited by the acoustic phonons scattering and     is 
the carrier mobility limited by surface roughness scattering. It has been proposed34-36 
mobility models for describing the mobility degradation observed in       devices 
due to Coulomb scattering effects at interface traps. Generally, in     and     
        this interface trap Coulomb scattering limiting mechanism is so relevant that 
the approximation               could be used, in particular at the lower gate 
bias and at low temperature         Phenomenologically, it had been 
demonstrated34 that     inversion mobility in a highly defective               
interface could be well fitted by determining      and     : 
    
 
     
     
    
  
     
      
    
  
     
 
(7-30) 
Where   and   are fitting constants,    and    are empirical constants for describing 
the screening of the scattering charges by the mobile charges in the inversion layer and 
experimentally determined to be        . This expression is in complete agreement 
with complex theoretical models. For example, if one assume a fixed charge distribution 
of ionized traps on the interface and treating the random spatial fluctuations of charge 
density as a quantum mechanics perturbation.37 The free carrier screening effect 
introduces the dependence on the inversion charge.35 It is worth to mention that a 
peculiarity of the    system in     is the possible presence of polarization charges 
that also could provoke some additional deviations of the    classic theory. 
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7.4.4.               CHANNEL MOBILITY AT    AND ABOVE 
The physics behind the      transistor is notably different. It has been suggested38 that 
surface       donor-like traps are the source of the electrons in the      channel, 
being these electrons driven into the channel by the strong polarization fields. 
Effectively, the positively charged donors in the       produce an electric field which 
creates a potential well in the     buffer, confining electrons to a narrow strip at the 
interface, and leading to a quantization of the energy-band structure into sub-bands. The 
main scattering mechanisms in a      channel are well reported.38 The      mobility 
is modelled analytically as the sum of several contributions including acoustic 
deformation-potential, piezoelectric, polar optic phonon, alloy disorder, interface 
roughness, dislocation and remote modulation doping scattering. Therefore, the total 
relaxation time could be calculated as the sum of the relaxation times due to each 
scattering process following again the Matthiessen’s Rule. At temperatures above    , 
the validity of this relation becomes questionable due to the relaxation-time 
approximation made for inelastic optical phonon scattering. However, the polar optical 
phonon scattering                is the dominant scattering mechanism for the 
     in a wide temperature range since the impurity scattering is minimized, due to 
spatial separation of electrons and ionized impurities, being especially true for 
temperatures above     . 
Eq. (7-31) describes this mobility for a      using the conventional relaxation-time 
approximation for the case when the optical-phonon energy is greater than the thermal 
energy:39 
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Here     is the permittivity of the semiconductor at high-frequencies and     is the 
energy of the polar optical phonon. The wave vector of the polar optical phonon is 
computed by: 
   √      ⁄  (7-33) 
HYBRID         MODELING 
215 
 
In this case, the form factor       depends on the channel geometry and in the narrow 
channel near the hetero-interface. As for the case of        , simpler empirical 
relationships for the polar-optical mobility have been proposed:40 
          
 
  




   
   
 
  
   
 (7-34) 
Eq. (7-34) may be considered as an interpolation between the temperature dependence 
near              and the temperature dependence near             . At elevated 
temperatures, eq. (7-31) simplifies then to the last term. 
7.4.5.              
Eqs. (7-30) and (7-34) are physical-based expressions for describing the electron 
transistor mobility on the    inversion and      channel at elevated temperatures, 
respectively.       and      may be calculated following the procedure described in the 
literature.34 A charge-sheet model simplifies the calculation of inversion charge 
assuming that the inversion layer is a charge sheet of infinitesimal thickness. The 
charge-sheet model equations are also used to compute the average effective field in the 
inversion layer.  
 
Figure 7-9. (a) Computed       and      and experimental41       temperature. (b) Experimental 
(symbols) vs simulated (solid lines) electron mobility for        and     . 
 
CHAPTER 7:                           STRATEGIES 
216 
 
The reason for the large mobility difference depicted in figure 7-9 is that, in the 
      , conduction electrons occupy the same space region than ionized impurities 
and hence, channel mobility is limited (in the ideal case of a perfect    interface) at 
least by    The       mobility is in practice a fraction of the semiconductor bulk 
mobility due to scattering effects at the    interface, mainly Coulomb scattering at 
interface traps, that is dramatically relevant in                  . In       
polar optical phonon limited mobility is already higher than the bulk mobility for     
under the same transverse electric field.  
7.4.6.           HYBRID         ANALYTICAL MOBILITY MODEL 
The hybrid          model presented here is based in the assumption that the 
device is formed by      channels between source/gate and gate/drain in series with 
the inversion channel below the gate. In the structures proposed by Kambayashi et al.6 
the     channel is formed in a                 region with a doping of     
        . Therefore the expression for the        can be rewritten as the sum of the 
different terms contributing to the      hybrid         (        –       
        ):10 
        [
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 (              ) 
(7-35) 
 
Parameters Units  Values References 
         
             
             
           ⁄                
                          
           
            
          ⁄          7
,2,32,34 
         ⁄                         
            
Table 7-3. Parameters included in the computation of the        of the hybrid        . 
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The term    describes the additional resistance coming from the inversion channel 
formed on the non-intentionally doped           region between the      and the 
           of length    (figure 7-7). In the simplest picture it could be considered 
that the     region is thin enough for being comparable to the quantum well width 
where is confined the      and               . Therefore, attending to this 
simplified view we consider that there is direct contact between the      below the 
      and the inversion channel on the        region. Then the previous equation 
can be reduced to: 
        [
       
        
 
  
        (       )
] (          ) 
(7-36) 
The hybrid                depends on the layout parameters                 , 
the         and in the inversion channel                 and their respective mobility 
values,       and     . In the simplest of       theories (which is in the basis of 
the    term of eq. (7-26))42      is obtained from a standard parallel-plate capacitor 
where the charge on the capacitor plates is equal to the capacitance times the voltage 
drop between the plates, expressed by: 
      
                (7-37) 
 
Figure 7-10. Computed specific on-resistance vs gate bias or the       ,      and hybrid 
         for    mobilities of       ⁄  and         ⁄ . 
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The charge added to the gate is balanced by an increase in the inversion layer charge. 
This expression is already useful because can provide valuable information to the device 
designers. Computations have been performed taking into account the values commonly 
reported on the literature on the previous values and listed in table 7-3. 
A conventional device layout of                             has been chosen which 
is typical of power       for the range of the      . For a given gate bias, the hybrid 
         is strongly dependent on     channel mobility which is presumably 
the more difficult parameter to control.  
As it can be seen in figure 7-10 the     increases as the channel mobility reduces from 
the state-of-the-art value of          ⁄ 32 to values of             ⁄ . To deposit 
an oxide on the selectively etched channel region would result in an oxide interface with 
rougher interfaces and with a higher density of interface states. For this reason the 
channel mobility should be lower than in the best epi     material.  
One straightforward method of reducing the on-resistance is to reduce the    channel 
length for a given    mobility as it is shown in figure 7-11. It can be seen from the 
figure that for the smaller    gates           the     value approaches to the one 
from the      even for a reduced value of the channel electron mobility 
of          ⁄ . A way of reducing further the channel     is shown in figure 7-12 
using insulators with higher dielectric constant. It has been calculated the     for an 
hybrid                                   ⁄   for      and different 
common        dielectrics. The dielectric constant is    ,      and      for      , 
      and     , respectively.43-45 For a given gate insulator thickness the lower      is 
achieved for the dielectrics with the higher dielectric constant. 
For investigating the temperature behavior of the    , it is required to make use of the 
physical models as the described previously section. If we assume that all the scattering 
mechanism in the    channel is Coulomb scattering in the interfacial traps, the hybrid 
             is: 
        [ 
 (       )
  
   
      
     
        
     
       
] (          ) 
(7-38) 
 




Figure 7-11. Hybrid         computed        vs    mobility value for different channel 
lengths. 
 
Figure 7-12. Hybrid         computed           insulator thickness for different dielectrics 
(    ,      ,       and    ). 
In figure 7-9 (a) is presented the typical temperature dependence of        ,         
and      . It can be seen that both       and          are a weak function of the 
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temperature, which has been verified experimentally.41 In the case of          the 
temperature dependence is due to the band-gap narrowing with temperature, which is 
considered a second order effect in this model. For         it has been defined a power 
law of the form: 
                  ⁄  
  (7-39) 
 
 
Figure 7-13.     mobility dependence on: (a) Temperature and (c)   . (b)         dependence 
on temperature.           is computed by a temperature dependent charge-sheet model for 
            giving a value of      .34      mobility constants       and       have 
been fitted to the computed eq. (7-31) for                 and       , respectively. 
Where        .         is computed by temperature dependent charge-sheet model 
for              giving a value of      .34      mobility constants       
and        have been fitted to the computed eq. (7-31) (            
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        ⁄                      )  for                  and       , 
respectively (figure 7-13). The hybrid             is then: 
        [ 
 (       )
  
   
   
     
     
      
      
] (          ) 
(7-40) 
In figure 7-14 is simulated presented the dependence of the     with temperature for 
    ,      and        . Table 7-4 shown the parameters used in the simulations: 
Parameter Units Value 
                  
                ⁄             
              ⁄       
                     
       
                        
                    ⁄     
     
       
          ⁄       
        
              
            
                      ⁄      
      
        
          ⁄       
Table 7-4. Summary of the parameters used in the simulations. 
As it can be inferred from figure 7-14, the simulations suggest that the hybrid    
     exhibits better stability at elevated temperatures than the        and the 
    . The reason is that we have two competing mechanisms (that have the opposite 
behavior with temperature) establishing the forward current in the hybrid     
    .  
The    Coulomb scattering mobility has a positive behavior with T which gives the 
reduction of the on-resistance with T. Oppositely,      phonon scattering mobility 
has a negative behavior with T and the hybrid         dependence should be 
determined by the trade-off between both mechanisms. 





Figure 7-14. Computed        vs temperature for the      ,     and hybrid        . 
In fact, this temperature behavior competition within the hybrid         may be 
engineering somehow to mitigate the temperature degradation inevitable in pure      
devices due to the phonons and then, resulting in enhanced thermal stability. Oka et al.2 
presented a mobility profile extracted from the transconductance: 
   
    
    
     (          )
     
   
    
 
(7-41) 
Which shows a            mobility peak at         and then abruptly decreases to 
around           at         . This     profile may be considered as an indication 
of surface roughness scattering mechanism, expressed by: 
    
  
        
     
(7-42) 
Then, an additional term should be included to the      equation taking into account 
the surface roughness scattering mechanism: 
    
      
     
    (7-43) 










Where    is the perpendicular electric field, and   is a fitting parameter. The effective 
field at the interface could be determined by: 
     
  (     ⁄      ) (7-45) 
Where    is the permittivity of the semiconductor which can be calculated following the 
procedure described in the literature.47 Surface roughness scattering increases with 
temperature and if this mechanism is relevant      (and hence        ) will also 
increase with temperature. 
7.5. SUMMARY 
In this chapter, we have reviewed the developed strategies for converting the       
         from the conventional             mode          to the desired 
             mode         . One approach is to employ a recessed-gate 
structure so that the       under the gate is too thin to induce a     . A second 
approach is to use fluorine-based plasma to bombard the semiconductor under the gate 
metal, so that acceptors are formed in this region, effectively depleting the     . The 
third approach is to introduce a             or       cap layer to deplete the 
     underneath. It is possible to include the         as a technique for getting 
a             as an structure combining the           current capability and 
the                 operation. A combination or the previous techniques with a 
customized growth of the           stack also allow us to improve the performances 
of the              
Each of these approaches has its own pros and cons in particular if you have no access 
to a customized    facility. It seems that the most used technique to achieve a 
                 is the gate recess, which was the first proposed technique. It 
appears that the       gate recess technique is not compatible with the fabrication 
        . In contrast, the fluorine-based plasma is compatible with         
but you introduce        that may be detrimental for the reliability of the     . 
The channel mobility in hybrid         should always be limited by the mobility 
in the     region that will be hardly higher than            due to the inherent 
interfacial traps in the       system.  




Therefore, for converting the                       to       , it has 
successfully simulated a      with a recessed gate. We have obtained the expected 
shift towards              behavior with the thinning of the       barrier. The 
physically-based modeling has also been used to understand the simulation results. We 
have obtained a        of                  shift for every nanometer of recess. 
Finally, we have presented an analytical model for the            hybrid       
        . A hybrid         has the advantage of both the    gate control 
and the high      mobility in           drift region. We have presented simple 
analytical modelling for understanding the influence of the main design parameters on 
the    . In particular we have been investigated the effect of the layout, the reduced 
    channel mobility, the influence of different        dielectrics and the 
temperature by means of physical models for       and      devices.  
It was concluded that an hybrid         is still competitive in terms of     if the 
gate length is maintained sufficiently small even for modest    channel mobilities 
below            A        dielectric could even improve this figure. The 
methodology presented here can aid the designers to understand the device physics and 
the model can also easily be implemented by Synopsys      simulation packages, 
where models for     devices are not mature yet. 
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Chapter 8  
Conclusions and future lines  
8. CONCLUSIONS AND FUTURE LINES 
8.1. CONCLUSIONS  
As          microelectronics technology is reaching maturity, a truly revolutionary 
performance improvement fundamentally requires the introduction of a new device 
technology platform. In this sense,            devices (and particularly 
        ) have the potential to make this change possible. Since the demonstration 
of the first               switches, impressive progress has been made in the 
development of these devices. The unique combination of the high-breakdown field, the 
high-channel electron mobility of the       and        of operation has attracted 
enormous interest from academia and from industry and in this context this     
dissertation has been made. This thesis has focused on improving the device 
performance through the advanced design, fabrication and characterization of       
                     
The         impressive electrical features already outperforms the best-in-class    
equivalent (such as super-junction devices), rapidly approaching the     theoretical 
limit. Besides, the           devices find their place in two of the main solid-state 
semiconductor fields: optoelectronics and microelectronics. 
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Table 8-1 presents a summary of the main contributions of this thesis to the       
         devices. 
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Table 8-1. Synopsis of my     milestones and main contributions. 
The most relevant           electronic devices such as       blue     and 
               are being successfully applied to a wide range of potential 
application areas such as smart lighting,    ,    electronics, power management, 
power industrial and energy generation and distribution further suggesting the 
unprecedent versatility of this material.   
The main workhorse of this dissertation was the explorative analysis performed on the 
               by innovative electrical and physical characterization methods. A 
number of physical characterization techniques have been imaginatively used during my 
    including     ,    ,    ,     and     to determine the main physical 
parameters of our devices such as the morphology, the composition, the threading 
dislocations density, the nanoscale conductive pattern and others. Among these 
techniques of particular relevance was     and     . The     and      tools have 
been widely described and used to understand the conduction mechanisms through the 
          Ohmic contact by the perform simultaneously topography and electrical 




A wide range of          and           electrical measurements have been also 
carried out. The gate transfer curve (              ) has been measured to provide us the 
basic subthreshold parameters such as the threshold voltage (   )  the transconductance 
(  ) and the hysteresis. The current    voltage (   ) forward curve has been used to 
extract the     and the        . The      leakage current is given by the reverse 
drain/gate-source current regarding the breakdown phenomenon. The      vertical 
leakage current, denoted as drain-bulk current (   ) has been obtained to know 
conductive or insulating nature of the substrates. In addition,     has been used a well-
established technique to determine the specific contact resistivity of metal Ohmic 
contacts to semiconductors. The      gate insulators films have been further 
characterized by a range of techniques including current    time, dielectric stress, 
charge trapping, positive gate bias,             and others. Finally, the electric 
characterization set-up and methods used have been explained to analyze      
devices, such as     curves using a          family instruments or high-voltage 
measurements, where the devices were characterized immersed in           bath to 
avoid the arcing in air. In addition, we have used the probe station model      
from                        where we have carried out temperature 
characterization up to     . It is worth mentioning that the        characterization 
is also a cornerstone of my    . The performances of the critical steps of the      
micro-fabrication, namely Ohmic and gate contacts, were particularly investigated 
during my    . These fabrication steps are in the basis of the fabricated       
         grown on            and       substrates at the       
          which are the main devices investigated thorough this dissertation.  
Ohmic contact 
The Ohmic contact formation to     has been investigated through the temperature 
dependence study of       contacts to                                    
substrate. Over a temperature range of   –     , both the     and the    decreases 
with temperature. For temperatures higher than     , the    abruptly increases which 
is linked with the physical degradation of the metal stack. Computed     is significantly 
lower than the experimentally extracted     suggesting partial activation of the dopants. 
The temperature dependence could be well fitted by the partial activation of dopants 
enhancement with the temperature with a donor level of      . It was suggested that, 
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depending on the temperature range,     or    dominates the transport across the 
    interface yielding a contact resistance of                .  
The contact resistance temperature dependence was also investigated for an Ohmic 
contact to                 . For                contact both,     (    
       ⁄ ) and    (          ) decrease with T (       ) . Conversely, for 
             contacts,     (           ⁄  ) and    (          ) increase with 
temperature. Next, the submicron features of a typical             Ohmic contact to 
          with reduced   of        have been investigated in detail, to 
understand the conduction mechanisms (spiking mechanism). This included          
(       ) and a range of physical analysis tools like                     . 
The results suggest that the preferential contact mechanism is a direct electron path 
between the electrons of the      and the metal stack, though only a small part of the 
contact is actually conducting.  
Moreover,         contacts characteristics have been investigated.           
wafers allow the highly-production of                in some of the many 
     fabs, traditionally used for the processing of    devices. But contacts to       
    must be           in a      line. A    map comparing         and 
           contacts, further corroborates the relevant role of     in the 
achievement of low resistance to the      at the           interface. 
Gate contact 
As it occurs with the most of the electronic switches, the gate stack is maybe the critical 
part of the device in terms of performance and longtime reliability. For this reason how 
the               gate contact (composition, materials, defects and others) 
affects the overall      behaviour by means of advanced characterization and 
modeling have been investigated.      
The nanoscale features of a typical Ohmic and Schottky contact to an       
        have been investigated in detail by means of the      technique. The 
                        surface is composed of mounds, in the form of a 
truncated elliptical parabola corresponding to the morphological pattern. This complex 
relationship is attributed to the inhomogeneous distribution of threading dislocations 




growth and the fact of analyzing the vertical current. The mound size distribution is 
fairly uniform with, on average, a base of        and a height of       (peak to valley 
distance). At the nanoscale, depressions in the topography appear to partially correlate 
with the current peaks in the current map. Conductive areas represented just    of the 
measured area. However, the current density of the conductive areas has been calculated 
to be as high as         . However, neither all the depressions exhibit large local 
leakage nor all the mounds are immune to some current spike. Besides, when the tip is 
biased at      and     , it seems to correlate with the macroscopic          tests 
of the vertical Schottky gate produced values of           and           fitted 
with      –        (         ) and       –         tunneling (     
    ), respectively, which, in turn, would be threading dislocation and/or nanopipe 
assisted conduction mechanism, respectively. A thin dielectric can effectively mitigate 
this leakage current also at the nanoscale. 
A thin insulator is often introduced between the gate metal and the       barrier layer 
resulting in a        , which significantly suppresses gate leakage. It is also well 
known that a thin gate dielectric has a beneficial effect on the reliability of a transistor, 
the mitigation against current collapse being one such effect.  
First, it has been presented a compact set of analytical closed-form expressions for the 
numerical computation of the drain current, the transfer current and the 
transconductance of               . The    temperature dependence as       
was apparently not in agreement with the one expected from the polar-optical phonon 
dependence. To further investigate this, a closed-form analytical expression (based on 
the      channel physical modeling) for the intrinsic and extrinsic transconductance of 
               was proposed. The simulation values reproduce reasonably well 
the experimental values using meaningful physical parameters.  
Afterwards, the impact of introducing a thin gate dielectric in these devices has been 
investigated; by modifying the previous model this being the basis of a         
device. It have been numerically investigated the drain current, saturation current and 
transconductance properties of a         using     ,      ,       and      as 
gate insulators. It has been also evaluated again the effect of the source and/or the 
source-drain series resistance along with self-heating. The simulation results explain 
reasonably well the general experimental set of results: The          (when 
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compared to an identical     ) presents the same on-resistance (at        ), higher 
saturation current (also at        ) but lower experimental saturation 
transconductance. For a given drain-source saturation current,         increases as the 
gate capacitance decreases. Gate capacitance decreases with insulator thickness and/or 
with lower dielectric constant which, in turn, has an impact on the     and the         
peak for the different insulators. The model also suggests that self-heating has a relevant 
role in reducing the saturation on-state current. The thermal impedance (   ) of the 
substrate (    ,    or         ) has a strong influence on both         and   . 
    depends on the substrate thermal conductivity and thermal boundary resistances, 
elevating the channel temperature to an effective temperature. This effective 
temperature increase significantly degrades the electron mobility (promoted by phonon 
scattering) and hence,         and   . As the    gate capacitance provokes an increase 
of     , the    would be further reduced for a         for a given       
From an experimental standpoint, several          and Schottky gate       
have been comparatively studied under bias and temperature stress conditions. Several 
test, as   ,             and        stress tests for a stable           
                                    compatible technology was 
presented. The thin      layer is very effective in reducing the current collapse when 
compared to the       , suggesting an effective passivation of surface traps. The 
introduction of the thin      only caused a small     drift to negative values while 
other forward characteristics (                     ) only exhibit minor changes. It 
has been verified that the introduction of the thin insulator had a marked beneficial role 
in reducing the gate leakage current all over the wafer. The Schottky injection was 
mitigated when the thin insulator was introduced.  
Finally, the gate trap properties of      and a         have been analyzed by 
means of the     vs   techniques (conductance analysis). The effect of low-moderate 
    gate stress is also analyzed.    ,   , and    have been investigated for a large range 
of gate biases for      and      traps. The density of the      traps is significantly 
lower for the          (                              ) when 
compared with the      (                              ). All the      
     trap      peaks can also be closely fitted considering      (              




presence of longer-range fluctuations in the interfacial charge (and insulator charge) for 
the              traps. Additional gate stress appears to have a notable effect on 
the fast trap profile of the   , not only in the     value (which is slightly increased), 
but in the increase of    up to              . This large value of    would suggest the 
presence of additional larger-wavelength defective sites after the stress. 
High-Voltage    : ON semiconductor collaboration 
Due to the    of    ,               power devices can sustain very high-
voltages when biased in a reverse configuration and can work correctly at temperature 
higher than      . The main results of the                power switches 
fabricated at the clean room of the     have been presented in the framework of the 
industrial contract with ON semiconductor. We have shown that the fabricated devices 
are in the state-of-the-art (          Ohmic and Schottky contacts) taking into 
account their power device figure-of-merit (         ⁄ ) of               ⁄  The 
extensive characterization of our                devices was done by means of 
   characterization (         and          ),    wafer mappings, reverse and 
breakdown voltage in             and        stress. Basically, two different 
families of                          devices were fabricated on 
commercial        wafers: ( )  using a thin         (deposited on the     clean 
room) and (  ) thin in-situ grown      , as a gate insulator (grown by the vendor). 
Extensive    characterization           tests for thin            
                          was investigated by means of wafer-level mapping. 
The typical drain and gate reverse current characteristics exhibited breakdown voltage 
saturation for           for (           )  The yield of devices at           
exhibiting gate currents lower than         was as high as    . The gate leakage 
current for these devices was in the range of             . The thin         
based     approach also resulted in improved gate stability and robustness under 
positive gate bias. Negligible gate current flow was found at            .  Irreversible 
degradation of the gate structure and device performance was observed at           . 
The specific on-resistance value was very uniform across the wafer with            
        .  The maximum saturation current was also very uniform across the wafer 
with                     measured at          At         this value 
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increased significantly to                      In addition, a remarkably 
homogeneous threshold voltage of                 was determined.   
The device reproducibility of     V-class           with a thin in-situ grown 
      gate insulator was investigated by means of wafer-level mapping. The typical 
drain and gate reverse current characteristics exhibited breakdown voltage saturation for 
          for  (           )  and          for gate-drain length of      
    . The gate leakage current was maintained in all cases below         at     
     . The yield of devices at           exhibiting drain currents lower than 
        was as high as    .  The drain leakage current for these devices was in the 
range of            . For the gate current, the yield with              at 
          was    . The gate leakage current for these devices was in the range 
of           . 
The thin in-situ       based    approach also resulted in improved gate stability and 
robustness under positive gate bias. Negligible gate current flow was found at     
      . Irreversible degradation of the gate structure and device performance was 
observed at            . The specific on-resistance value was very uniform across 
the wafer with                    .  The maximum saturation current was also 
very uniform across the wafer with                     measured at        .  
At         this value increased significantly to                      In 
addition, a remarkably homogeneous threshold voltage of                  was 
determined.   
Large area/large current devices can be defined with both gate architectures in spite that 
the         contact      compatible results in higher on-resistance (when 
compared with traditional      ). In particular, for in-situ grown      , large area 
      (      ) yield more than     , with an on-resistance of      for     
   . A thicker second metal level was deposited on top of the         Ohmic 
contacts to achieve a current of several amperes. These devices also exhibited low 






Hight-Temperature      
It has been reported the elevated temperature impact on the forward and the reverse 
leakage currents for analogous Schottky gate       grown on different substrates:   , 
         and       .  
The temperature has a well know detrimental effect on the carrier mobility, as several 
scattering phenomena increase with the temperature. This, in turn, implies a reduction 
of the          current of the device with temperature. Also well-known is the 
strongest temperature dependence of the                  due to the       
substrate lower thermal conductivity. The forward-current temperature coefficients 
(  ) have been determined on three different substrates for                    
    in the range of        . The typical temperature coefficients ( ) for    , 
        and       have been determined     ,       and       for   ,     ,       
and       for          and     ,       and       for        respectively. The 
greatest thermal stability has been observed for the        device, while the device 
in          is the worst. This fact is explained in terms of an improved thermal 
conductivity of the        substrate. Normalizing     with respect to the        
value (at room temperature), it was observed a factor of improvement of      and 
     compared to    and         , respectively. 
The elevated temperature also degrades, in general, the           current of the 
      devices. This has been comparatively studied for the            and 
        . For the                 , the           subthreshold current 
increase with temperature (       )  is linear             (       ) . For the 
          , it was observed two different temperature regimes, being basically 
temperature independent up to      and then,             (       ). A single trap 
assisted conduction mechanism (             ) was used to fit the experimental 
characteristics of the                  (       ). As the bulk current is 
negligible up to      , it is suggested that the origin of the subthreshold currents 
comes from the defective       buffer/Schottky interface. For the           , 
the presence of additional leakage from the substrate and/or nucleation layers modifies 
substantially the           thermal characteristics of the device, particularly for the 
smallest drain voltages. Although the methods and substrates to fabricate       
         notably vary from one lab to another and the thermal coefficients may be 
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different from wafer to wafer, we believe that the methodology described in this 
dissertation can be virtually applied to any      in any substrate.  
A gate insulator also has a relevant impact on the temperature behaviour of a      
device. A    gate architecture can be very effective in suppressing both the drain and 
gate           leakage.  For the in-situ               it was observed that the 
leakage currents were negligible up to       (using a             reverse 
sweep). A negligible shift in the     was observed within experimental error. This 
indicates that the amount of mobile charge present in the gate insulator was also 
negligible. The activation energy was determined to be as high as           . We 
suggest that this larger value of the thermal activation energy is related to the larger 
effective heterojunction electron barriers achieved by the in-situ passivation along with 
the optimized     buffer. Analogously, the         solution also mitigates to some 
extent the gate leakage with the elevated temperature. The reverse bias leakage current 
activation energy (gate and drain) was determined to be           and        for the 
       (       )  and the          (       )  where leakage 
saturation was observed for         for the        .  
Finally, preliminary        reliability stability assessment of the         device 
has presented. The           stress tests showed no degradation at a reverse bias of 
          and     . When the device is stressed at a reverse bias of       at 
     it was observed a sudden increase of leakage current with a stabilization after 
few seconds. When the transconductance curve is analyzed after stress test, it appears 
that devices stressed       at      have survived with no remarkable shift in either 
the threshold voltage or the           current. The devices stressed       at 
     survived (same low           current before/after) but when the gate is 
biased at small positive gate bias, we observed a sudden increase of the gate current. 
Therefore, it appears that effectively the gate insulator has been degraded somehow. 
Devices stressed       at      were severely damaged and the gate current in the 







                 
We have reviewed the developed strategies for converting the                 
from the conventional             mode (      ) to the desired          
    mode (      ). One approach is to employ a recessed-gate structure so that the 
      under the gate is too thin to induce a     . A second approach is to use 
fluorine-based plasma to bombard the semiconductor under the gate metal, so that 
acceptors are formed in this region, effectively depleting the     . The third approach 
is to introduce a             or       cap layer to deplete the      underneath. 
It is possible to include the          as a technique for getting a        
     as an structure combining the           current capability and the 
                 operation. A combination or the previous techniques with a 
customized growth of the           stack also allow us to improve the performances 
of the             . 
It seems that the most used technique to achieve a                  is the gate 
recess, which was the first proposed technique. Therefore, for converting the       
                to       , it has successfully simulated a      with a 
recessed gate. We have obtained the expected shift towards              behavior 
with the thinning of the       barrier. We have obtained a        of              
    shift for every nanometer of recess. 
Finally, we have presented an analytical model for the (        ) hybrid       
          A hybrid         has the advantage of both the    gate control 
and the high      mobility in           drift region. We have presented simple 
analytical modelling for understanding the influence of the main design parameters on 
the    . In particular we have been investigated the effect of the layout, the reduced 
    channel mobility, the influence of different        dielectrics and the 
temperature by means of physical models for        and      devices. 
It was concluded that an hybrid         is still competitive in terms of     if the 
gate length is maintained sufficiently small even for modest     channel mobilities 
below          . A        dielectric could even improve this figure. 
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8.2. SUGGESTIONS FOR FUTURE WORK  
A first expected goal of the research is to continue with the advanced characterization 
and modeling of                on   ,          and        substrates with 
different dislocations and trapping profiles. This devices are expected to be     
analyzed, to compare the     profile, the effect of the dislocations, the mobility at low 
temperature, the              the trap characteristic time, the band-bending 
fluctuations and other characteristics for the different substrates. In addition to this 
analysis, the          should be measured to determine the trap cross-section. 
A second expected goal of the research is to determine the properties of the different 
Schottky barrier diodes on the different     substrates. In order to know the Schottky 
barrier height, the inhomogeneities, the ideality factor, the conduction mechanisms and 
other parameters. Besides, this work will contribute to the exploration of the Schottky 
gate inhomogeneities understanding to be          investigated and modeled using 
inhomogeneities models such as the Tung model.   
A third research line is to further insight of      physical simulation for understanding 
the high-voltage features and the piezoelectric effect at atomic scale. For example the 
current      models have no properly addressed the threading density network of the 
real     structures. The generation of carriers is trap assisted by theses dislocations 
(via              ) rather than mobility limited so giving rise to unrealistic high-
voltage breakdown values when you make a conventional simulation. In the same sense, 
the effect of the threading dislocation density, the local polarization field, etc, on the 
            mobility is a field that may be further explored by advanced modeling 
techniques.     
A fourth expected goal deals with the nano-characterization of      . The        
     characterization of    and             is new research line that we have 
a particular interest to explore. It should be mentioned that the nano-characterization of 
                  via      requires a preliminary sample preparation (wire-
bonding).  In addition to the nanoscale research, the investigation of the    content (i.e., 
  composition) in order to know the micro and nanoscale properties of the       
        is an important milestone. Also, at the nanoscale the investigation of the 
conductive pattern of     is a way to define nanowires on     structure. 
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A fifth point in the research is focused in the development of an integral reliability test 
battery at elevated temperature. For example, different temperature lifetime test such as 
the drop of the output current respect to the initial value during constant bias stress for 
different temperatures, the failure times during temperature stress and other type of 
lifetime test. Finally, the expected goal (related with the previous points) is the    
comparison of                before and after the neutron or proton irradiations 
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       Two dimensional electron gas  
      Atomic force microscopy 
        Sapphire 
      Atomic layer deposition 
        Gallium nitride aluminum  
      Aluminum nitride 
      Burton, Cabrera and Frank 
       Conductive atomic force microscopy 
       Compound annual growth rate 
       Complementary metal oxide semiconductor  
      Centre Nacional de Microelectrònica  
       Centre National de la Recherche Scientifique  
       Centre de Recherche sur l'Hétéro-Epitaxie  
      Capacitance    voltage characteristic curve  




      Chemical vapor deposition  
     Direct Current 
        Depletion mode 
      Energy dispersive x-ray spectroscopy  
        Enhanced mode  
       Efficient power conversion corporation 
     Field emission 
      Field effect transistor     
      Focused ion beam     
      Figure of merit 
        Free Standing         
       Gallium arsenide  
         Gallium face  
      Gallium nitride  
      Gate injection transistor 
       High electron mobility transistor 
       Hybrid electric vehicle 
       Heterostructure field effect transistor 
       Hafnium oxide 
       Mercury probe     
     Heterojunction 
       Hydride vapor phase epitaxy 
       High voltage direct current 
     Integrated circuit   
      Inductively coupled plasma   




      Information and communication technologies 
       Insulated gate bipolar transistor  
        Passivated      
      Current    voltage characteristic curve   
     Johnson’s figure of merit    
     Laser diode 
      Light emitting diode     
      Molecular beam epitaxy  
        Metal semiconductor field effect transistor    
          Metal insulator semiconductor      
       Metal organic chemical vapor deposition 
          Metal oxide semiconductor hybrid field effect transistor 
         Metal oxide semiconductor field effect transistor 
       Metalorganic vapour phase epitaxy  
      Metal-semiconductor   
        Nitrogen face  
      Non-intentionally doped 
     Nucleation layer      
       Plasma enhanced chemical vapor deposition 
      Physical vapor deposition 
     Radio frequency  
        Reduced surface field 
      Reactive ion etching 
       Reflection high energy electron diffraction 
      Root mean square 




      Rapid thermal annealing 
     Room temperature   
     Schottky barrier 
      Scanning electron microscopy 
      Silicon carbide  
       Secondary ion mass spectrometry 
        Silicon nitride  
       Silicon oxide 
      Scanning probe microscopy 
          Super junction metal oxide semiconductor field effect transistor  
      Thermal boundary resistance 
     Thermionic emission 
      Transmission electron microscopy 
      Thermionic field emission 
      Transmission line method 
       Transport of ions in matter 
      Unintentionally doped 
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1. LIST OF MATHEMATICAL SYMBOLS 
This appendix contains a list of mathematical symbols used in this thesis.  
   Unstrained lattice constant    
   Strained lattice constant   
  Electron drift velocity adjustable parameter  
   Richardson constant         ⁄   
  Area     
                  fitting parameter  
           fitting parameter          ⁄  
   Unstrained lattice constant   
   Hexagonal strained lattice constant   
   Concentration of ionized impurities      
                     fitting constant      
    Stiffness constant      
    Gate capacitance     ⁄  
      Gate insulator capacitance     ⁄  
    Gate       buffer capacitance            ⁄  
    Conduction band offset at the              
  Distance of two metal strips        
     Substrate thickness    
    Piezoelectric coefficient      
    Interfacial trap density           
   Activation energy    
   Conduction band energy    
   Valence band energy    
   Fermi level energy    
   Bandgap energy    




   Intrinsic level energy     
   Donor level energy    
   2DEG first sub-band energy    
    Schottky contact characteristic energy    
  Electric field      
   Polarization field       
   Perpendicular electric field      
      Critical electric field      
   ⁄  Fermi integral  
  Electron mobility form factor  
   Equivalent conductance     
   ⁄  Parallel conductance   
   Gate transconductance     ⁄  
  Planck constant     
  Reduced Planck constant     
    Optical phonon energy     
    Drain-bulk current   
    Drain-source current   
    Gate-bulk current   
    Gate-source current   
        Drain-source saturation current    
 ⃗ Current density    ⁄  
  ⃗⃗⃗⃗  Electron current density    ⁄  
  ⃗⃗⃗ ⃗ Hole current density    ⁄  
           channel lenght    
          drift region lenght    
   Gate length    
    Gate-drain spacing    
    Drain-source spacing    
    Gate-source spacing    
   Source length    
   Transfer length    
   Effective mass    
   Electron mass    
   c fitting parameter        ⁄  
   Acceptor impurity concentration       
   Donor  impurity  concentration      
      (Gaussian) Donor peak value concentration      
   Conduction band density of states      
   Intrinsic carrier density      
  Free electron density      
   The effective net-charged buffer traps per unit area      
    Net-charged surface traps per unit area      
        sheet carrier concentration      
  Free hole density       




   Piezoelectric polarization       
  
  
 Spontaneous polarization        
   Spontaneous polarization       
   Polarization induced charge density      
   Biaxial relaxation coefficient  
  Elementary electronic charge   
    Piezoelectric charge      
         depletion charge      
         inversion charge      
          interface trap charge      
   Total (front) resistance   
   Contact resistance     
    Drain-source HEMT access resistance   
   Source-gate access resistance   
    Gate-drain resistance   
    Source-gate resistance   
    On-resistance   
       Specific on-resistance       
    Sheet resistance    ⁄  
    Thermal resistance   ⁄  
     Electron-hole recombination rate       
  Temperature   
  Time   
     Gate insulator thickness    
         barrier thickness    
   Unit cell internal parameter   
    Drain-source voltage   
        Drain-source knee voltage at the onset of saturation   
    Gate-drain voltage   
    Gate-source voltage   
    Drain-bulk voltage   
    Threshold voltage   
   Breakdown voltage   
   Forward built-in voltage   
  Electron drift velocity    ⁄  
     Saturation drift velocity    ⁄  
  Aluminum content  
   Hybrid             channel lenght    
       Inversion channel depth    
  Device width    
Z     metal strips width    












  Temperature coefficient 
    Partial activation effective volume     
 T Thermal expansion coefficient     
   Interface trap scattering coefficient  
   Interface trap scattering coefficient  
  Polar optical phonon temperature coefficient  
              conduction band offset    
  Polar optical phonon         coeficient  
  Electrical permittivity      
   Electrical permittivity of vacuum    ⁄  
   Relative dielectric constant  
   Permittivity of the semiconductor  
    Permittivity of the semiconductor at high freq.  
    Strain tensor  
   Normalized Fermi energy    
  Thermal conductivity      
   Polar optical phonon wave vector      
   Boltzman constant    ⁄  
   Thermal resistance of the package   
                electron mobility      ⁄  
              polar optical phonon electron mobility      ⁄  
      Bulk semiconductor polar optical mobility       ⁄  
    Acoustic phonon scattering mobility      ⁄  
   Bulk electron mobility      ⁄  
   Interface traps Coulomb scattering mobility      ⁄  
    Hybrid         field-effect mobility       ⁄  
                      fitting constant       ⁄  
                      fitting constant       ⁄  
            field effect mobility      ⁄  
   Electron mobility      ⁄  
   Hole mobility      ⁄  
    Surface roughness mobility      ⁄  
     inversion charge  coefficient  
   Specific contact resistivity      
      Charge density by traps and fixed charges        
    Diagonal stress tensor    
   Standard deviation of the doping profile  
   Standard deviation of the band-bending  
   Trap state time constant   
  Quasi-Fermi potential    
   Schottky barrier height    
   Barrier height for electron emission     
  Angular velocity     
   Angular velocity of the polar optical phonon     
 
